

**HP 3000 Computer Systems**

**HP 3000 SERIES 64/68/70  
COMPUTER SYSTEMS  
MICROCODE MANUAL**

**FOR HP REPAIR USE ONLY**



19447 PRUNERIDGE AVENUE, CUPERTINO, CA 95014

Part No. 30140-90045  
E1086

Printed in U.S.A. 10/86

#### NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced or translated to another language without the prior written consent of Hewlett-Packard Company.

Copyright © 1984, 1986 by HEWLETT-PACKARD COMPANY

# LIST OF EFFECTIVE PAGES

The List of Effective Pages gives the date of the most recent version of each page in the manual. To verify that your manual contains the most current information, check the dates printed at the bottom of each page with those listed below. The date on the bottom of each page reflects the edition or subsequent update in which that page was printed.

Second Edition . . . . . October 1986

Effective Pages	Date
all . . . . .	Oct 1986

# PRINTING HISTORY

New editions are complete revisions of the manual. Update packages, which are issued between editions, contain additional and replacement pages to be merged into the manual by the customer. The dates on the title page change only when a new edition or a new update is published. No information is incorporated into a reprinting unless it appears as a prior update; the edition does not change when an update is incorporated.

First Edition . . . . . Jan 1984  
Second Edition . . . . . Oct 1986

# CONTENTS

	Physical Page	Hexadecimal Address
<b>PREFACE</b>	vi	
Section I <b>INTERRUPT HANDLER AND UTILITY SUBROUTINES</b>	11	001F
Section II <b>COLD LOAD AND DUMP MODULE</b>	51	0200
Section III <b>RUN MODE INTERRUPT HANDLER</b>	70	0324
Section IV <b>FLOATING POINT AND WORD SHIFT INSTRUCTIONS</b>	167	0800
Section V <b>CHANNEL PROGRAM AND DMA INSTRUCTIONS</b>	182	08D3
Section VI <b>MICROPROGRAM LOAD INSTRUCTIONS</b>	222	0900
Section VII <b>IMB MESSAGE ROUTINE INSTRUCTIONS</b>	223	0B20
Section VIII <b>EXTENDED FLOATING POINT INSTRUCTIONS</b>	224	0B2F
Section IX <b>I/O INSTRUCTIONS</b>	239	0C00
Section X <b>SERIES 70 ENHANCEMENTS (ERON, ERXT, XGDB, TIMR, TMRQ, MSTA)</b>	263	0D80
Section XI <b>COBOL II FIRMWARE INSTRUCTIONS</b>	298	1000
Section XII <b>DECIMAL INSTRUCTIONS</b>	400	1400
Appendix A <b>ICF/55 MICROASSEMBLER SYMBOL TABLE CROSS REFERENCE</b>	465	
Appendix B <b>CONTROL STORE OBJECT CODE</b>	509	

# PREFACE

This manual contains a complete listing of MPE V UB Delta-1 (Version G.02.01) microcode for the HP 3000 Series 64/68/70 computers. It is intended to be used by Hewlett-Packard TSEs, SEs, CEs, and other support personnel for troubleshooting purposes. The manual listing is divided into fourteen major parts which are listed in the table of contents. Miscellaneous commands and smaller code groups will be found between sections as a result of the page-segmented microcode architecture.

```

2      * $LLUT
3      * *****
4      *
5      *
6      *
7      *
8      *      ICF/55 Microprogram
9      * *****
10     *      Version with CST extension 8k
11     * *****
12     *
13     *
14     *      See location !11 for embedded version number
15     *
16     * REV 0709A 7/9/82 CHANGED DIMS (DEFERRED INTERRUPT SUBROUTINE)
17     * THAT THE CPU WILL GO BUSY WHEN ENTERING; AND
18     * CHECK FOR MSG INTERRUPT BEFORE EXITING.
19     *
20     * REV 0831A 8/31/82 CHANGED IN CLD1 TO READ 2ND BYTE OF COLDLOAD
21     * DEVICE ID AND DO UNLISTEN/UNTALK TO HP1B.
22     * FIX FOR IOWA CITY PROBLEM WITH BFD COLDLOAD
23     *
24     * REV 0903A 9/3/82 CHANGED CMPS/CMPT COBOL INSTRUCTION TO FIX
25     * COMPARE OF LONG TO SHORT (SR 33445, BOEING).
26     *
27     * *** CHANGES FOR CST EXTENSION MADE TO MICROCODE ***
28     * AFFECTED INSTRUCTIONS: PCAL,EXIT,IXIT,SCAL
29     * LLBL,XBR,PARC,LST,SST,LAP,LAIP
30     * ALSO AFFECTS: INT8,INT9,CLFN,STTV,CSTV.
31     *
32     * REV PR0118A 1/18/83 CHANGED IN STOREBYTE SBS&SBD (SR 4700-15545)
33     * FIX IN MPYD(SRD1) SR 9899-201353,4700-021048
34     *
35     * REV PR2305A 2/4/83 CHANGED IN MWOL TO FIX MVBW BOUNDS CHECKING
36     * BUG. SR 4700-15461 LONGS DRUGS. ALSO CHANGED
37     * BNDV AND NRM TO REPORT PARM IN SPOA CORRECTLY*
38     * SR 21287 FOUND BY RON JONAS. ALSO CHANGED
39     * MICROCODE REV CODE TO BE STANDARD HP DATECODE*
40     *
41     * REV PR2306A 2/8/83 CHANGED IN DUMP TO WRITE SPIB (HALT CODE) TO
42     * MEM LOC %1514 FOR DPAN. SR 32447
43     *
44     * REV 2307A 3/9/83 CHANGED IN ALGN AND VMLD TO HANDLE CASE IN
45     * WHICH THE LAST BYTE OF THE SOURCE FIELD
46     * SHARES THE WORD WITH THE FIRST BYTE OF THE
47     * FIELD. ALSO FIXED BUG IN SETTING O'PUNCH/
48     * NOT O'PUNCH XR2 FLAG. SR4700-034223(EBI CORP)*
49     * ALSO FIXED MDWO SO THAT THE SIGNIFICANCE
50     * TRIGGER IS SET CORRECTLY. SR 4700-24075
51     *
52     * REV PR2310A 3/29/83 CHANGED IN ALGN TO BACK OUT 2307 CHANGE TO
53     * OVERPUNCH-XRB2 LOGIC. FIXED IN 'FILL' TO
54     * CORRECTLY HANDLE OVERPUNCH CONDITIONS
55     *
56     * REV PR2311A 4/5/83 CHANGED IN MWOL TO LEAVE THE TOS REGS WITH
57     * CORRECT VALUES IF TRAP TAKEN AND NO BNDV

```

C.S.	ALU A	ALU B	COMMENT
NO	LABL	RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP	COMMENT
58	*	*	*
59	* REV PR2312A	4/19/83	CHANGED CRTW TO CLEAR XRB101 ON COLDLOAD TO
60	*	*	DISABLE DCU LOGGING INTS UNTIL ENABLE BY MPE
61	*	*	*
62	* REV CX2314A	5/23/83	INITIAL RELEASE OF CST EXTENSION MICROCODE
63	*	*	INCLUDES FIX TO ENDP IN WHICH THE WRONG ALU
64	*	*	WAS CALLED OUT--RESULTING IN ALWAYS LOGICAL
65	*	*	MAP MODE FOR THIS INSTRUCTION.
66	*	*	*
67	* REV CX2317A	7/11/83	FIXED LAP & LAIP FOR STACK HANDLING PROBLEM.
68	*	*	SR 9999-201395 WAS THE REPORTED PROBLEM IN
69	*	*	IN NON CSTX CODE. THIS VERSION REWRITES
70	*	*	LRA-PCALO LOGIC FOR CSTX TO INCLUDE THIS FIX
71	*	*	WHEN PUSHING TO Z+1. FORMERLY ALLOWED THIS.
72	*	*	*
73	* REV CX2318A	7/12/83	FIXED IN PSHM AND PSM2 TO STACK OVERFLOW
74	*	*	ALSO FIXED IN PCL7 TO FIX MAPFLAG PROBLEM.
75	*	*	*
76	* REV CX2319A	8/9/83	FIXED IN MMAP TO REWRITE XRA12 WITH 4000H
77	*	*	ON POWERFAIL RESTART. ALSO CHANGED IN SIO1
78	*	*	AND CCPP TO REMOVE ALL USE OF RWX6 SPECIAL-A
79	*	*	(WHICH DOES NOT WORK DUE TO HARDWARE PROBLEM)
80	*	*	REPLACED W/ ROX3. KANSAS CITY/3M/DMD PROBLEM
81	*	*	WITH IOB CACHING. ALSO REARRANGED PARC TO DO
82	*	*	AUDIT TRAIL FOR DEBUG OF POSSIBLE HDWE PROB.
83	*	*	*
84	* REV CX2320A	8/10/83	REMOVED AUDIT TRAIL IN PARC INSTRUCTION
85	*	*	LEFT PARC REARRANGED AS IN PR2319A. THIS IS
86	*	*	TO GET AROUND A HDWE PROBLEM WHICH SEEMS TO
87	*	*	CAUSE FAILURE BASED ON WHERE IN WCS THE CODE
88	*	*	RESIDES. EXACT CAUSE OF FAILURE IS UNKNOWN.
89	*	*	*
90	* REV CX2324A	9/29/83	MODIFIED MMAP TO DELETE CHANGE OF CX2319A
91	*	*	WHICH CAUSED PFAIL TO DIE. CHANGED PON TO
92	*	*	WRITE 4000 INTO XR12. CHANGED ENDP TO GET
93	*	*	AROUND POSSIBLE HDWE PROBLEM WITH LITERALS.
94	*	*	ALSO FIXED XEQ TO BACK UP P ON STACK O'FLOW.
95	*	*	ALSO FIXED BUG IN ABSD FOUND IN DESK CHECK.
96	*	*	*
97	* REV CX2326A	10/17/83	FIXED IN LAIP TO ADD A NOP LINE SO THAT SF1
98	*	*	WILL NOT BE KILLED BY FAKE NEXT.
99	*	*	*
100	* REV CX2328A	11/18/83	FIXED PCL3 CHECK FOR SEG > #ENTS
101	*	*	*
102	* REV CX2330A	11/29/83	FIXED READ STATUS COMMAND IN CS80 DISC CHANL
103	*	*	PROGRAM USED FOR LOADS, STARTS, AND DUMPS
104	*	*	WAS 00, SHOULD HAVE BEEN OD. ALSO FIXED MVBW
105	*	*	TEST FOR SPLIT STACK. SHOULD HAVE USED "SUB"
106	*	*	NOT "CAD". ALSO FIXED BUG IN ENDP WHERE WE
107	*	*	GOT A BOUNDS VIOLATION WHEN WE SHOULDN'T
108	*	*	HAVE AFTER A NON-MATCHING PARAGRAPH NUMBER.
109	*	*	*
110	* REV CX2332A	12/10/83	Added two NOP lines after ABSD to stop
111	*	*	WCS PARITY ERRORS from ABSD during micro-
112	*	*	instruction pre-fetch cycles
113	*	*	*



```

114 * REV CX2334A 1/14/84 Fixed DUMP failure after "Invalid Address -- *
115 * Module 5" errors. (Note: NIR will be invalid *
116 * in DUMPS made after this kind of system error) *
117 * Added DSJ to channel program for mag tape *
118 * after read of transfer count to keep Antelope *
119 * and Buckhorn happy during Loads and Starts *
120 * Also, fixed CSEG problem with NRPGMSEGS. *
121 *
122 * REV CX2336A 2/24/84 Fixed CSEG problem with LSTT address. *
123 *
124 * REV CX2420A 6/1/84 Fixed CVDB in response to SR#'s 4700-099259, *
125 * 4700-069906 and 9999-201617. Also fixed *
126 * the SLD instruction (SR# 4700-105114). *
127 *
128 * REV CX2428A 7/30/84 Fixed Bounds Violation problem in response *
129 * to SR# 4700-13326 (Anderson College). *
130 *
131 * REV CX2511A 3/19/85 Changed CS-80 channel program (used by Start *
132 * Load, & Dump) to begin with Device Identify *
133 * instead of Selected Device Clear. This is in *
134 * response to the 7933/5 HPIB <Clear> <Clear> *
135 * disc spindown problem due to the 793X MR 5.0 *
136 * microcode changes that make a <Clear> do a *
137 * recalibrate. *
138 *
139 * REV CX2518A 5/16/85 FIXED 'BNDE RSB' INTERACTION PROBLEM IN LDWC *
140 * CJS/EBD (BNDE WAS NOT BEING PROCESSED PROPERLY) *
141 *
142 * REV TX2526A 7/29/85 Fixed generalized BNDE/RSB problem with TICB *
143 * EBD/BEL construct to slow the RSB down, some places *
144 * drop the RSB down one line if not slower. *
145 *
146 * REV CX2527A 8/8/85 Re-wrote FLSH (the FLUSH instruction) to *
147 * CJS flush the new 128Kb cache or the old cache. *
148 *
149 * REV CX2545A 11/4/85 Second release to U-MIT. Fixes the MM-3000 *
150 * JLT/EBD CSD COBOLII hang, and SUPRTEST ABORT problems *
151 * SR#S 4700189167, 4700190629, AND 4700191379. *
152 * Suspected cause: pipeline interaction with *
153 * TICB (skip) construct on RSB/BNDE (STATE FARM) *
154 *
155 * REV TX2553A 12/30/85 Added XP performance enhancement microcode. *
156 * MRG/BEL This includes: new LST/ASST, ISTR, ERON, ERXT *
157 * JLT/EBD XGDB, TIMR, TMRQ, MSTA, and ENPF. These changes *
158 * don't appear until the "Enable Performance" *
159 * (ENPF) instruction has been executed. Also *
160 * added a feature to DUMP which puts the ucode *
161 * datecode into the word at memory location *
162 * SYSGL0B Extension %20 so it can be printed. *
163 * Commentary is at header of each instruction. *
164 *
165 * REV CX2603A 1/16/86 Documentation update. Also added NOPS to *
166 * BEL each code break so never causes freezes. *
167 *
168 * REV CX2604A 1/23/86 Fixed a bug in ERXT in the section of code *
169 * JLT that deals with aborting processes. *

```



		Absolute Entry Points														
C. S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
199		*	*****													
200		*	*****													
201		*	Unimplemented Instruction Entry Point													
202		*	*****													
203		*	*****													
204		*	*****													
205	0000	TRAP		JSZ	TRP		UNC			ADD						Unimplemented instruction entry point
207		*	*****													
208		*	*****													
209		*	*****													
210		*	Power On Entry Point													
211		*	*****													
212		*	*****													
213		*	*****													
214	0001	PONE C606		ADDL		RA				JSL	PON		UNC			Power on entry point; RA := @ZI
216		*	*****													
217		*	*****													
218		*	*****													
219		*	Cold load entry point													
220		*	*****													
221		*	*****													
222		*	*****													
223	0002	CLDE		INC		XR15				JSL	CKSM	BNKD	NF1			Set LOAD bit in XRA15; BNKD := 0 (for #CKSM)
225			checksum WCS & LUT and initialize module													
226			map if not coming from the STRT instr'n													
227	0003			ADD		X				JSL	LOAD	BKX3	UNC			X := 0; BKX3 := 0, go to cold load routine
229		*	*****													
230		*	*****													
231		*	*****													
232		*	Dump entry point													
233		*	*****													
234		*	*****													
235		*	*****													
236	0004	DMPE		INC	LSL	XR15				JSZ	PSHA	BKX3	SRNZ			Empty TOS registers, BKX3 := 0
238	0005			JSZ	DMPX		UNC			ADD		SF4B				Set DUMP bit in XR15; BKX4 := 0, go dump it

NO	C S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
241																		
242																		
243																		
244																		
245																		
246																		
247	0006		NOP							ADD								NOP instruction
249	0007		NEXT							ADD								STFF in case of BCCNM; NEXT

```

Code to Pull TOS
***** ALU A ***** ALU B *****
C. S.
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
252 *****
253 " PULM pulls the top of the stack in memory and places it in "
254 " the bottom of the stack in registers. PULM checks for stack "
255 " underflow and therefore should be called before changing "
256 " the stack or any software known registers. "
257 *****
258 "
0008 PULM SM ADD ROS FFFF SM ADDL SM Read TOS in memory; SM := SM - 1
0009 UBA Q JSZC STU1 NCRY SR ADD CTR INSR STUN if not (SM > Q), JSB to entry which
increments SM and decrements SR;
263 CTR := SR for REGN store; inc SR
264 000A OPA ADD REGN SP3B ADD RSB REGN := TOS in memory; UBB := SP3B, RSB
267 "
268 *****
269 " PUL2 pulls two locations from the top of stack in memory "
270 " into the TOS registers. PUL2 checks for stack underflow and "
271 " therefore should be called before changing the stack or any "
272 " software known registers. "
273 *****
274 "
000B PUL2 SM ADD ROS FFFF SM ADDL SM
275
277
278
279 Read TOS in memory; SM := SM - 1
280 000C UBA CAD RH ROS SR ADD CTR INSR Read (TOS - 1) in memory;
282 CTR := SR for REGN store; inc SR
283 000D OPA ADD REGN UBA Q CAD ICTR NEG REGN := TOS in memory; Inc CTR for next REGN
285 Skip if not ((SM - 1) > Q)
286 000E OPA ADD REGN RH CAD SM INSR RSB REGN := (TOS - 1) in memory; SM := SM - 2,
288 inc SR; return
289 000F UBA JSZ STUN UNC SM INC SM DCSR UBA := QDOWN, stack underflow;
291 Restore SM and SR

```

Overhead Line Target for Interrupts

C.S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
293																
294																
295																
296																
297																
298																
299																
300																
301	0010	IR														Jump to interrupt handler
302																
303																
304																
305																
306																
307																
308																
309																
310																
311																
312	0011															ASCII data for the DCU
313																
314																
315																
316																
317																
318																
319																
320																
321	0012	IRD														JSB for interrupt; P := P - 1

SR Preadjust Routines

C. S	ALU A	ALU B													
ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
324	*****														
325	* * There are two identical copies of the SR preadjust routine. * * If the instruction in NIR is not a paired stackop then the * * jump target of the overhead line is incremented by two. * * The second copy of the routine handles this case. The * * preceding overhead line is: * * * * SM JSZ SRPA ROBS FFFF SM ADDL SM * * * * *****														
326															
327															
328															
329															
330															
331															
332															
333															
334															
335															
336	0013	SRPU		JSZ	STNU		UNC		SM	INC		SM	DCSR		Jump; SM := SM + 1, decrement SR
338	* * %0014 * * *****														
339															
340															
341	0014	SRPA	UBA	Q	JSZC	SRPU		NEG	SR		ADD		CTR	INSR	JSB if (SM <= Q) for stack underflow (P, SM and SR need to be adjusted); CTR := SR for REGN store, inc SR
342															
343															
344															
345	0015							NEXT		OPB	ADD		REGN	STFF	NEXT; REGN := TOS in memory, STFF for BCCnm
347	0016		UBA	Q	JSZC	SRPU		NEG	SR		ADD		CTR	INSR	JSB if (SM <= Q) for stack underflow (P, SM and SR need to be adjusted) CTR := SR for REGN store, inc SR
349															
350	0017							NEXT		OPB	ADD		REGN	STFF	NEXT; REGN := TOS in memory, STFF for BCCnm
351															

		Routines to Push TOS														
		***** ALU A *****					***** ALU B *****									
C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
354																
355																
356																
357																
358																
359																
360																
361	0018	PSHM	SM	INC				WRS	SM	INC	SM	DCSR	F5B			Write at (SM + 1); SM := SM + 1, decrement SR, skip STOV check if from #IMS
363																
364	0019		QDWN	ADD				DATA	Z	SREG	JSZC	STO1				Write QDWN; STOV if not (Z >= new (SM))
366	001A		RH	ADD					SP3B	ADD						UBA := RH; UBB := SP3B, RSB
368																
369																
370																
371																
372																
373																
374																
375																
376	001B	PSM2	SM	INC				WRS		ADD			DCSR			Write at (SM + 1); Decrement SR
378	001C		QDWN	ADD				DATA		UBA	INC		SM	DCSR		Write QDWN; SM := SM + 2, decrement SR again
380	001D		QDWN	ADD				DATA	Z	SREG	JSZC	STO1				Write QDWN; STOV if not (Z >= new (SM))
382	001E		RH	ADD					SP3B	ADD						UBA := RH; UBB := SP3B, RSB





```

          Set SR to Recover Stack
          ***** ALU A ***** ALU B *****
C.S      LABEL RREG SREG FUNC SFNC STOR SPSK  RREG SREG FUNC SFNC STOR SPEC SKIP  COMMENT
ADDR
445      *****
446      *
447      *          Set SR to Recover Stack Module          *
448      *
449      *
450      *****
451      0029 STSR          ADD          SR          REPC          CLSR ZERO  : UBB := SR, REPC if <> 0, SR := ESR := 0
453      002A          ADD          UBB          CAD          INSR ZERO  : Increment SR & ESR

```

Non-ICS Type Interrupts

C.S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

456 *****
457 *
458 * Non-ICS Type Interrupt entry *
459 * *
460 * Entered if a non-ICS type hardware or firmware *
461 * interrupt is detected. This module will: *
462 * *
463 * INT8 -> 1) Empty TOS registers *
464 * 2) Write a four word stack marker *
465 * IR1 -> 3) Place parameter on top of user's stack *
466 * 4) Set STATUS to privileged mode and code *
467 * segment# 1 (ININ) *
468 * 5) If from #BNDV then clear interrupt bit in *
469 * CPX1 *
470 * 6) Place CIR into X register *
471 * 7) Go set up code segment #1 (#PCL3) *
472 *
473 *****
474 *
475 002B INT8 SM INC WRS SR SM REPC SM DCSR SRZ YRGA := SM + 1 for write; SM := SM + SR
476 002C DATA ADD DATA P ADD DCSR SRL2 Empty TOS registers to memory;UBB=P REG
477 002D X QDWN ADD DATA UBB PB SUB CLSR Write (X) to stack marker;UBB=P-PB ,SR=0
478 002E UBB ADD UBB XR12 IOR Write (delta P) WITH L/P BIT (CSTX)
479 002F UBB STA ADD RD DATA 0004 SM ADDL SM Write (STATUS); RD := STATUS; SM := SM + 4
480 0030 UBB Q SUB UBB ADD Q INCN Write (delta Q); Q := SM; set NAMER
481 0031 IR1 SM INC WRS 8001 ADDL SP2B YRGA := SM + 1 for parameter; SP2B := priv
482 0032 SPOA ADD DATA UBA ADD SM CF2 NF1 mode & segment# 1 for STATUS
483 0033 SP2B ADD STA XR14 ADD CCPX Write (parameter); SM := SM + 1; clear F2.
484 0034 CIR ADD X JSL PCL3 skip if not from #BNDV thru STSR
485 0035 X := CIR; Go set up segment# 1
486
487
488
489
490
491
492
493
494
495
496
497

```

```

500 *****
501 *
502 *           Interrupt Control Stack Set Up Module
503 *
504 *           Called when switching from the user's stack to the
505 *           Interrupt Control Stack (ICS). The ICS set up
506 *           module will:
507 *
508 *           1) Read QI and set Q
509 *           2) Read ZI and set Z
510 *           3) Set DL to QI
511 *           4) Set the contents of QI-6 to S-relative
512 *              address [S - user DB]
513 *           5) Set ICSFLAG bit in CPX2 to 1
514 *           6) Set SM to Q+2 for parameter
515 *
516 *****
517 *
518 0036 ICS 0005      ADDL          ROB3 7000      ADD      BXX3
519 0037      UBA  ADD          XRB11
520 0038      UBA  INC          ROX3      SM  ADD      RC
521 0039      FFFC  ADDL          OPB  ADD      Q
522 003A      UBA  UBB  ADD          ROX3      OPB  ADD      Z
523 003B      FFFE  UBA  ADDL          Q  ADD      DL
524 003C      UBA  ADD          WRX3 0002  Q  ADDL  SM
525 003D      RC  OPA  SUB          DATA  XR11  ADD      CCPX RSB

```

Address absolute 5 for QI; BXX3 := 0  
Read @QI; XRB11 := mask to set ICSFLAG  
Read @ZI; RC := @ user's stack  
UBA := -4; Q := QI  
Read (QI-4); Z := ZI  
UBA := QI-6; DL := QI  
Set up write at QI-6; S := Q+2  
(QI-6) := S - (QI-4); Set ICSFLAG, return

535	*	*****											*
536	*	*****											*
537	*	Firmware Interrupt Entry Points											*
538	*	Called by the firmware when various conditions											*
539	*	are detected. These interrupts include:											*
540	*	*****											*
541	*	*****											*
542	*	Interrupt Entry Point											*
543	*	Description											*
544	*	TRP	-								unimplemented instruction	*	
545	*	STTV	-								Segment Transfer Table	*	
546	*	Violation											*
547	*	CSTV	-								Code Segment Table Violation	*	
548	*	DSTV	-								Data Segment Table Violation	*	
549	*	STUN	-								STack UNderflow	*	
550	*	TRP6	-								privileged mode violation	*	
551	*	STOV	-								STack OVerflow	*	
552	*	UNCL	-								STT entry UNCallable	*	
553	*	BNDV	-								BOUnds Violation	*	
554	*	PNF	-								Power ON (enters from @1)	*	
555	*	PFW	-								Power Fail Warning	*	
556	*	ABDS	-								ABsent Data Segment	*	
557	*	ABCS	-								ABsent Code Segment	*	
558	*	TRCE	-								TRaCE segment	*	
559	*	NRM	-								Non-Responding Module	*	
560	*	*****											*
561	*	*****											*
562	*	*****											*
563	003E	TRP	ADD	9001	ADDL	SP1B	CF1	CRF	SP1B := external label (%110001)				
565	003F	PSHL	ADD	9001	ADD	INT8	CRF	UNC	Clear F1; Clear RFLAG				
567	0040	STTV	SP1B	SPOA	JSB	INT8	SP1B	UNC	SPOA := external label as parameter; Jump				
569	0041	STTV	ADD	9101	ADDL	SP1B	UNC	UNC	STUN entry to inc sm and dec SR				
571	0042	OOFE	STA	ANDL	XR12	ADD	ZERO	ZERO	SEG 1 AND NOT PHYS MAPPED? (CSTX)				
573	0043	OOFE	STA	ANDL	UBA	JSB	STTH	ZERO	SYSHALT if segment# 1 else trap				
575	0044	CSTV	ADD	9201	ADDL	SP1B	ZERO	ZERO	SP1B := ext label (%111001) (CSTX)				
577	0045	OOFE	STA	ANDL	XR12	ADD	ZERO	ZERO	SEG 1 AND NOT PHYS MAPPED? (CSTX)				
579	0046	OOFE	STA	ANDL	UBA	JSB	CSTH	ZERO	SYSHALT if segment# 1 else trap				
581	0047	DSTV	JSB	PSHL	UNC	UNC	SP1B	UNC	Trap; SP1B := external label (%111401)				
583	0048	STU1	ADD	PSHL	UNC	UNC	SM	DCSR	STUN entry to inc sm and dec SR				
585	0049	STUN	JSB	PSHL	UNC	UNC	9401	SM	Trap; SP1B := external label (%112001)				
587	004A	TRP6	JSB	PSHL	UNC	UNC	9501	SM	Trap; SP1B := external label (%112401)				
589	004B	STO1	1000	STA	ANDL	SP4A	FFFF	P	SP4A := right stackop bit; SP1B := P - 1				
591	004C	UBA	STA	XOR	STA	ROP	UBB	ADD	Clear right stackop bit; Reread instruction				
593	004D	UBB	ADD	ROP	SP4A	JSB	STOV	NZRO	Reread instruction into OPA also;				
595	004E	003F	ADDL	FO00	OPB	ANDL	ZERO	ZERO	Jump if right stackop bit was set				
596	004F	RREG	OPA	AND	SP1B	JSB	STOV	P	RREG := right stackop mask; Skip if stackop				
600	0050	003F	ADDL	FO00	OPB	ANDL	ZERO	ZERO	Skip if no right stackop;				
601	0051	1000	STA	IORL	STA	ADD	P	P	P := P - 1; jump if not a stackop				
603	0052	STO2	ADD	FFFF	P	ADDL	P	P	Set right stackop bit in STATUS				
605	0053	STOV	1000	CPX2	ANDL	ADDL	SP1B	SP1B	P := P - 1 to restart instruction				
607	0053	UBB	ADD	SPOA	CF1	UBA	JSB	STOH	On ICS?; SP1B := external label (%114001)				
609	0054	JSB	INT9	SF2	SPOA	CF1	NZRO	NZRO	SPOA := external label, clear F1;				
610	0054	UNCL	SP1B	ADD	INT9	SF2	CF4B	CF4B	SYSHALT if on ICS				
612	0055	UNCL	SP1B	ADD	INT9	SF2	CF4B	CF4B	Jump to ICS interrupt, set F2; Clear F4				
614	0055	UNCL	SP1B	ADD	INT9	SF2	CF4B	CF4B	SPOA := parameter (P - LABEL), clear F1;				
									SP1B := external label (%120401)				

Firmware Interrupt Entry Points

C S ADDR	LABEL	***** ALU A *****				***** ALU B *****				STOR	SPEC	SKIP	COMMENT
		RREG	SREG	FUNC	SFNC	RREG	SREG	FUNC	SFNC				
615	0056			ADD				JSB	IR1			UNC	; Jump to set up segment# 1
617	0057	BNDV		ADD		SF1	A000	ADDL	XR14				Set F1 {for #IR1};
619													XRBI4 := mask to clear BNDVINT in CPX1
620	0058			ADD			8101	ADDL	SP1B				Jump to undo EPOP's and EPSH's & enter #INT8
622													; SPIB := external label {x100401} (2305)
623	0059		UBB	ADD		SPOA		JSB	STSR			UNC	SPOA=SPIB=PARM.JMP TO UNDO & INT8 (2305)
625	005A	PFW		ADD				ADD		SF4B			; Set F4 {for #L2PF & #IOMS}
627	005B		OC02	ADDL				JSL	PFWO	BKX3		UNC	UBA := Command to go BUSY; BKX3 := 0; jump
629	005C	ABDS		JSB	INT8	CF1	A201	ADDL	SP1B				Trap, clear F1; SPIB := ext label {x121001}
631	005D	ABCS	RD	ADD		STA	CF1	9F01	ADDL	SP1B			STATUS := TSTA, clear F1;
633													SPIB := external label {x117401}
634	005E			JSB	IR1		UNC	JSB	INT8			F2	Absent seg in EXIT; Absent seg in PCAL
636	005F	TRCE	RD	ADD		STA	CF1	A001	ADDL	SP1B			STATUS := TSTA, clear F1
638													SPIB := external label {x120001}
639	0060			JSB	IR1		UNC	JSB	INT8			F2	Trace in EXIT; Trace in PCAL
641	0061	NRM		ADD			CF1	P	INC	P	RONP		Non-responding module {actually non-existing
643													IOA module); clear F1; Increment P & read
644													instr after 2nd word {I/O opcode}
645	0062			ADD			8301	ADDL	SP1B				; SPIB= EXT LABEL=x101401 (2305)
647	0063		UBB	ADD		SPOA		JSB	INT8			UNC	Set up trap to seg# 1, STT# 3(non-ICS){2305}

```

650 *****
651 *
652 * Arithmetic and User Trap Handler *
653 *
654 * Called by arithmetic firmware modules when the *
655 * following conditions are detected: *
656 *
657 * Interrupt Entry Point Description *
658 *
659 * TRP1 - integer overflow *
660 * TRP2 - floating point overflow *
661 * TRP3 - floating point underflow *
662 * TRP4 - integer divide by 0 *
663 * TRP5 - floating point div by 0 *
664 * TRP0 - decimal overflow *
665 * TRPA - invalid ascii digit *
666 * TRPD - invalid decimal digit *
667 * TRPS - invalid source count *
668 * TRPR - result count overflow *
669 * TRPZ - decimal divide by 0 *
670 *
671 *****
672 *
673 0064 IRO F7FF STA ANDL STA ADD Clear overflow bit in status register
675 0065 TRP1 TNC SPOA JSB UTRP UNC Integer overflow, param = 1
677 0066 TRP2 0002 ADDL SPOA JSB UTRP UNC Floating point overflow, param = 2
679 0067 TRP3 0003 ADDL SPOA JSB UTRP UNC Floating point underflow, param = 3
681 0068 TRP4 0004 ADDL SPOA JSB UTRP UNC Integer divide by 0, param = 4
683 0069 TRP5 0005 ADDL SPOA JSB UTRP UNC Floating point divide by 0, param = 5
685 006A TRP0 000B ADDL SPOA JSB UTRP UNC Decimal overflow, param = %13
687 006B TRPA 000C ADDL SPOA JSB UTRP UNC Invalid ascii digit, param = %14
689 006C TRPD 000D ADDL SPOA JSB UTRP UNC Invalid decimal digit, param = %15
691 006D TRPS 000E ADDL SPOA JSB UTRP UNC Invalid source count, param = %16
693 006E TRPR 000F ADDL SPOA JSB UTRP UNC Result word count overflow, param = %17
695 006F TRPZ 0010 ADDL SPOA JSB UTRP UNC Decimal divide by 0, param = %20
697 0070 UTRP 2000 STA ANDL SP1B UNC Traps enabled? SP1B := ext label (%114401)
699 0071 UBA JSB STSR NZRO 9901 ADD CF1 JSB to set SR and enter #INT8 if process
701 trap enabled; Clear F1
702 0072 ADD SOV NEXT If traps not enabled then set overflow bit
704 in STATUS and do NEXT instruction

```

C.S.  
ADDR

External Interrupt/Channel Service Request Module  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
726  
727  
729  
730  
732  
733  
735  
736  
738  
739  
741  
743  
744  
746  
747  
749  
750  
751  
753  
755  
756  
758  
759  
761  
763  
765  
767  
768

```

*****
*
*       External Interrupt/Channel Service Request Module
*
*       Entered by interrupt handler if message interrupt flag
*       in CPX1 is set.
*
*       1) Read message in incoming buffer
*       2) Clear message interrupt flag
*       3) If CSRQ then set F2
*       4) If external interrupt then #INT9 to set up ICS
*          and process
*       5) Else if channel service request flag is set
*          process it
*       6) System halt (!10) if neither is set
*
*****
0073 IMS 0C02 ADDL UBA JSZ PFWM NZRO
0074 0402 ADDL UBA ADD RH BUSC
0075 0090 ADDL SP4A UBA ADD BUSC
0076 JSZ PSHM SR7 OPB ADD SP3B SF5B
0077 0038 UBB ANDL XR9 00C0 OPB ANDL SP1B
0078 UBB UBB ADD SWAB HBF2 SP4A ADD CCPX
0079 SP1B JSZ NOSX ZERO JSL TCSQ BKK5 F2
007A STA ADD LSL POS 8000 ADDL SP3B
007B JSB INT9 UNC FFF8 ADDL SP2B
007C UBB XR9 ADD ZERO SP3B REPC
007D RREG UBA ADD ZERO UBB ADD LSR
007E UBB XR15 IOR XR15 SP2B CAD CCPX
007F ADD 1000 ADDL SP3B
0080 D000 ADDL RG 1000 JSL IOMS UNCL
0081 1000 STA ANDL RH ADD LLZ BUSC
0082 RSRT P ADD R0NP UBA ADD ZERO
0083 JSZ NOP UNC P ADD RN5P

```

```

UBA := mask to read FROM code and go BUSY.
If PFWINT then ignore MSGI and process Pf
UBA := BUSC command to read upper word;
RH := 0C02, read FROM code, go busy
SP4A := mask to clear MSGINT;
Read upper word
Empty RG if SR = 7; SP3B := FROM code,
set F5 to inhibit STOV check in #PSHM
XR9 := module#;
SP1B := CSRQ and IRQ bits
F2 := CSRQ bit; Clear MSGINT
If CSRQ then handle it else if neither IRQ
nor CSRQ then SYSHALT; BKK5 := 0
Skip if interrupts disabled;
SP3B := MASK and IPOLL command
Set up ICS if IRQ and interrupts enabled;
SP2B := UBB := -1 & lsl(3) for module# and
mask to set DINTFF
Skip if module# = 1; UBB := !8000, repeat
Shift mask in ALUB right until module# is
decremented to 0 in ALUA
XR15 := vector of interrupting modules;
Set DINTFF (UBB = 7)
; SP3B := write to IMBI REGO command
Re-enable CSRQ2, leave IRQ disabled
UBA := right stackop mask; Go unBUSY
Read next instruction;
Skip if not right stackop
NEXT in two clocks; Read right stackop

```



C.S. RECORD NO	ADDR	LABEL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
771																***** ALU A ***** ALU B *****
772																*****
773																Deferred Interrupt Handler
774																*
775																Entered whenever interrupts are turned ON and DINTFF.
776																(deferred interrupts flipflop.) is SET SINCBIT = 1
777																if it was a deferred external interrupt.
778																*
779																1) If SINC and TON = 1 then #CSNC
780																2) XRA9 gets module number
781																3) Send message to clear IRQ on module, thereby
782																enabling interrupt to be retransmitted
783																4) Repeat until vector after clearing
784																equals zero
785																5) Clear DINTFF iff SINC = 0
786																*
787																*****
788																*
789	0084	DIMS	OC02		ADDL		RH		OOOF		ADDL		SP2B			RH:=command to read upper words; (0709)
791																SP2B := mask to clear DINTFF
792	0085			XR15	ADD	LLZ	POS				ADD					Mask upper byte, skip if no sincbit (0709)
794	0086			XR15	JSB	CSNC	BIT8	UBA	UBA		ADD					Service clock interrupt if SINC and TON = 1;
796																modules, set F1 if SINCBIT is set
797	0087				ADD					RH	ADD					GO BUSY (0709)
799	0088			XR15	ADD	LLZ					ADD					(0709)
801	0089			UBA	UBA	JSB	DIM2	ZERO		OPB	ADD					Jump if no deferred interrupt (0709)
803																don't jump if any bits set for interrupt
804																force BUSC to complete
805	008A			2E5C		ADDL	SP4A				ADD					SP4A (0:8) := REGN code for !4000; (0709)
807																SP4A (8:8) := mask to enable IRQ & CSRQ;
808	008B				JSZ	PSHM	SR7		UBA	ADD	LRZ	CTR	SF5B			Empty RG if SR = 7;
810																CTR := REGN code for !4000 mask, set F5 to
811	008C			XR15	ADD	SPOA	CF2			XFRR		BKX5	DCTR			inhibit STOV check in #PSHM
814																Save XRA15 in SPOA, clear F2; BKX5= 0. (0709)
815	008D			0008		ADDL	XR9		UBA	REGN	RPCA		SP2B	DCTR	NZRO	dec CTR.
817																XRA9 := module# 1; SP2B := bit 1 of inter-
818	008E			0008	UBA	ADDL	XR9		RREG	REGN	AND		SP2B	DCTR	NZRO	rupting mod vector, repeat if 0, dec CTR
820																Increment module # until bit n of inter-
821	008F				JSZ	NEXT	MSGI	1000		ADDL		SP3B				rupting module vector is set
823																Jump to NEXT if MSGINT happened before going
824	0090				SP4A	ADD	RLZ	RG		JSL	IOMS		UNC			BUSY; SP3B := write to IMBI REGO command
826																RG := mask to enable IRQ and CSRQ;
827	0091			SPOA	SP2B	XOR	XR15			JSB	DIMS		ZERO			Send command
829																Turn off bit for module to be serviced;
830	0092	DIM2			JSZ	NEXT	MSGI			ADD						Check for another deferred interrupt (0709)
832	0093				ADD				RH	ADD	LLZ		BUSC	F1		: Go UNBUSY; skip if SINCBIT = 1 (0709)
834	0094				JSZ	NOP	ZERO		SP2B	ADD			CCPX			Kill some time for INT; clear DINTFF

```

837 *****
838 *
839 * Deferred Clock Interrupts *
840 * *
841 * Entered from #DIMS if SINC and TON = 1 *
842 * *
843 * on entry: DINTFF = 1 *
844 * interrupts ON *
845 * SINCBIT = 1 *
846 * TON = 1 *
847 * *
848 * on exit: DINTFF = 0 ( iff DINT vectors = 0 ) *
849 * SINCBIT = 0 *
850 * TON = 0 *
851 * *
852 * begin *
853 * SINC = TON := 0; *
854 * if DIV'S = 0 then DINTFF := 0; *
855 * if CLKSTAT <> 0 then << INT caused by SINC instr >> *
856 * PARM := 0 << PARM is zero for SINC int >> *
857 * else << INT caused by CLK rollover >> *
858 * begin *
859 * PARM := {TR}; << PARM is time since last int >> *
860 * {TR} := 0; << time since last INT := 0 >> *
861 * end; *
862 * PLABEL := X106001; << seg 1, STT X14 >> *
863 * INT9; << set up ICS and PCAL plabel >> *
864 * end. *
865 *
866 *****

```

```

867
868 0095 CSNC XR15 ADD LSL 7F7F ADDL RH
869
870
871 0096 000F ADDL F000 UBA ANDL NZRO
872 0097 RH XR15 AND XR15 UBA ADD CCPX
873
874 0098 0016 ADDL BKKX3
875 0099 0013 ADDL UBA ADD ROA3
876
877 009A ADD SPOA CF1 UBA ADD ROA3
878 009B OPA JSB CSN2 NZRO ADD
879 009C OPA ADD SPOA NZRO ADD DATA
880
881 009D CSN2 JSZ INT9 SF2 8C01 ADDL SPIB
882
883
884
885
886
887

```

```

UBA := XRA15 & !s1(1);
Mask to clear SINC & TON bits
Mask to clear DINTFF; Skip if DIV's <> 0
Clear SINC & TON; Clear DINTFF if DIV's = 0
Addr of STAT for SINC instr: BKKX3 := 0
Addr of TR; Read {STAT}
Clear parameter; clear F1; Read {TR}
Jump if {STAT} <> 0
SPOA(param) := {TR}; {TR} := 0 if {STAT} = 0
Service interrupt set F2;
SPIB := external label (%X106001)

```

C. S. ICS-type Interrupt Handler \*\*\*\*\* ALU B \*\*\*\*\*  
 ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

889 *****
890 *
891 * ICS-type Interrupt Entry
892 *
893 * Entered if an ICS-type hardware or firmware interrupt is
894 * detected. #INT9 will:
895 *
896 * 1) Empty TOS registers
897 * 2) Write a four word stack marker
898 * 3) Write stack DB-bank and DB-address to user's stack
899 * 4) Set S-bank to zero
900 * 5) If not on ICS then set up ICS
901 * 6) Process external interrupt if F2 is not set
902 *
903 * Jump to #IR1 which will:
904 *
905 * 7) Clear internal hardware interrupt in CPX1
906 * 8) Place parameter on ICS
907 * 9) Place CIR in X register
908 * 10) Set up code segment# 1 (ININ)
909 *****
910
911
912 009F INT9 SM INC WRS SR SM REPC SM DCSR SRZ Set up write @ SM+1; SM := SR + SM
913 009F DATA ADD DATA P ADD DCSR SRL2 Empty TOS registers to memory; UBB=P REG
914 00A0 X ADD DATA UBB PB SUB CLR SR Write (X); UBB := P - PB
915 00A1 ADD UBB XR12 IOR SM UBB*P-PB IOR MAPFLAG (CSTX)
916 00A2 UBB ADD DATA 0006 SM ADDL SM Write (delta P); UBB := SM - SM + 6 (CSTX)
917 00A3 STA ADD RD DATA 0004 SM ADDL Q Write (STATUS); RD = STATUS (for #IXT3).
918 Q = UBB - old SM + 4
919
920 00A4 1000 ADDL SP4A UBB Q XFRR WRS SP4A := !1000; SREG := old Q, write @ SM+4
921 00A5 RREG CPX2 AND NZRO RREG SUB SP2B DATA Skip if ICSFLAG; SP2B := delta Q, write it
922 00A6 JSB ICS UNK BNKD ADD RH DATA Set up ICS if not ICSFLAG; RH := BNKD, write
923 00A7 CPX2 ADD SWAB EVEN DB ADD DATA NF48 Skip if not in Dispatcher; Write (DB).
924 skip if not starting Dispatcher
925 00A8 JSB IN9D UNK JSL IXT4 BNKS UNC Jump if starting Dispatcher else
926 jsb if in Dispatcher; BNKS = 0
927 00A9 3FFF ADDL JSB IRX BNKS NF2 UBA := mask for setting FSS; BNKS := 0,
928 process external interrupts if not F2
929 00AA RH JSB IR1 NZRO UBA INC CCPX Jump if BNKD <> 0; Set FSS (UBB = !4000)
930 00AB JSB IR1 UNK UBB SP4A IOR CCPX Jump to finish up; Clear FSS (UBB = !5000)
931 00AC IN9D OF00 ADDL 8000 SP2B IORL UBA := mask to clear DISPFLAG;
932 UBB := delta Q with bit 0 set
933 00AD UBB ADD DATA UBA ADD CCPX RSB Write delta Q; Clear Dispatcher flag; RSB

```

C S. External Interrupt Handler  
 ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

950 *
951 *
952 *      EXTERNAL INTERRUPT HANDLER
953 *
954 *      Entered after saving user's environment on his
955 *      stack and interrupt handler has set up the ICS.
956 *
957 *      1) Issue IPOLL command to determine the channel which
958 *      had the interrupt. Note the system halt if no
959 *      channel responding
960 *      2) Issue OBII command to highest channel responding
961 *      to IPOLL command to determine device which had the
962 *      interrupt.
963 *      3) Set DB bank to zero and DB register from Device
964 *      Reference Table entry 1.
965 *      4) Set Status register to privileged mode and enable
966 *      interrupts
967 *      5) Push Module/Channel/Device number on top of ICS.
968 *      6) Clear message interrupt and save CIR in X register.
969 *      7) Get external program label from DRT entry 2.
970 *      8) Go set up code segment for external interrupt.
971 *
972 *
973 *
974 *
975 *
976 *
977 *
978 *
979 *
980 *
981 *
982 *
983 *
984 *
985 *
986 *
987 *
988 *
989 *
990 *
991 *
992 *
993 *
994 *
995 *
996 *
997 *
998 *
999 *
1000 *
1001 *
1002 *
1003 *
1004 *
1005 *
1006 *
1007 *
1008 *
1009 *
1010 *
1011 *
1012 *
1013 *
1014 *
1015 *
1016 *
1017 *
1018 *
1019 *
1020 *
1021 *
1022 *
1023 *
1024 *
  
```

NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
974	00AE	IRX		0050			ADDL		SP4A		JSL	IOMS	CTR		UNC	SP4A := code to clear FSS (to be swapped);
976																CTRS (8:8) = 0, send IPOLL command
977	00AF		RG	RG	JSB	NCHL	ZERO				ADD		BKX3	CCTX		No channel responding; clear CTR, BKX3;
979																Repeat if not channel 0; CTR := CTR + 1
980	00B0		RG	ADD		CF2					REPC					Find the highest channel #
982	00B1		UBA	ADD	LSL	HBF2					CTRS	ADD		ICTR	F2	Shift until highest channel bit in bit 0;
984																UBB := channel number; CTR := CTR + 1
985	00B2		UBB	UBB	ADD	LSL	CHLO	NEG	UBA	2000	ADDL		SP3B			UBA := channel# & 1sl(2); SP3B = OBII command
987	00B3		RG	JSB							ADD	LSL	BKX5	SF5B		JSB if channel# = 0; BKX5 := channel# & 1sl(3)
989																F5 = 1 to inhibit DRT0 read in #GDRT
990	00B4			ADD							JSL	IOMS	BNKD		UNC	BNKD := 0; send OBII command
992	00B5			ADD		SF3A			RG		JSL	GDRT	BKX5		UNC	F3 := 1 for #GDRT rtn; BKX5 := CDEV#, goto
994																#GDRT to get DRT0 adr and MCDEV#
995	00B6		SM	INC		WRD			UBB	ADD						write adr := SM+1 (BNKD=0); UBB := DRT0 adr
997	00B7		RH	ADD		DATA			UBB	INC						UBA := MCDEV#; write MCDEV# as parameter;
999																UBB := DRT1 adr (#GDRT rtns w/UBB=DRT0 adr)
1000	00B8		UBB	INC		ROBS			SP4A	ADD	SWAB			CCPX		Read external program label (DRT2);
1002																UBB := '5000 to clr split bank flag (FSS)
1003	00B9		UBA	CAD		ROBS	1000		OPB	ADDL			SP3B			read DBI (DRT1); SP3B := write command
1005	00BA			CIR	ADD	X	SF1			OPB	ADD		SP1B			X := CIR; F1 := 1 to set priv;
1007																SP1B := external program label
1008	00BB		OC00	RG	ADDL	RH				ADD			BNKS	CF5B		RH := GO UNBUSY command; BNKS := 0 (for ICS)
1010	00BC		0007	RG	ANDL	RG		OC00	RG	ADD	IORL		BKX5			RG (12:1) := clear interrupt.
1012																RG (13:3) := device #
1013																BKX5 := register #C for chan # in RG
1014	00BD		2E00	ADDL		SP4A			OPB	JSL	IOMS	DB			UNC	UBA := mask shifted right; DB := DBI.
1016																clear interrupt on channel/device
1017	00BE		SP4A	ADD	LSL	RG	CF3A			JSL	IOMS	BKX5		F1		RG := '5C00 for mask to enable IRQ and CSRQ.
1019																clear F3; BKX5 = 0; slow down jump
1020	00BF		SM	INC					RH	ADD					BUSC	UBA := SM + 1; go unbusy (UBB = '0C00)
1022	00C0			INC		STA	F1HB		UBA	JSL	PCL3	SM			UNC	STA := %100001 (privileged segment #1);
1024																SM := SM + 1, set up segment #1

SYSTEM HALT CONDITIONS										
Error Code (octal)	SP1B (hex)	Description								
1026	*	*****								*
1027	*	*****								*
1028	*	*****								*
1029	*	*****								*
1030	*	*****								*
1031	*	*****								*
1032	*	*****								*
1033	*	000000	0000	Unexpected (unknown) interrupt						*
1034	*	000001	0001	STT violation in segment #1						*
1035	*	000002	0002	Absent segment on ICS						*
1036	*	000003	0003	Absent or TRACE on segment #1						*
1037	*	000004	0004	Stack overflow on ICS						*
1038	*	000005	0005	CST length = 0						*
1039	*	000006	0006	Channel program timeout						*
1040	*	000007	0007	Bootstrap checksum error						*
1041	*	000010	0008	Bootstrap channel program abort						*
1042	*	000011	0009	PSEB instruction while QI-18 < 0						*
1043	*	000012	000A	Module send message timeout						*
1044	*	000013	000B	Incorrect module responding						*
1045	*	000014	000C	Channel not system controller						*
1046	*	000015	000D	Code segment violation in seg #1						*
1047	*	000016	000E	Non-responding channel						*
1048	*	000017	000F	Channel zero responding						*
1049	*	000020	0010	No service request or external interrupt on message interrupt						*
1050	*									*
1051	*	000021	0011	Channel controller cannot be made controller-in-charge						*
1052	*									*
1053	*	000022	0012	Module receive message timeout						*
1054	*	000023	0013	I/O error, parity / timeout						*
1055	*	000024	0014	WCS checksum error						*
1056	*	000025	0015	LUT checksum error						*
1057	*	000026	0016	Bad DCU command code						*
1058	*									*
1059	*									*
1060	*									*
1061	00C1	UEXI	JSB	SHLT	UNC	ADD	SP1B	Unexpected (unknown) interrupt		
1062	00C2	STTH	JSB	SHLT	UNC	INC	SP1B	STT violation in segment #1		
1063	00C3	ICSH	JSB	SHLT	UNC	INC	LSL	SP1B	Absent code segment while on ICS	
1064	00C4	ABTH	JSB	SHLT	UNC	0003	ADDL	SP1B	Absent segment or trace in segment# 1	
1065	00C5	STOH	JSB	SHLT	UNC	0004	ADDL	SP1B	Stack overflow on ICS	
1066	00C6	CTLV	JSB	SHLT	UNC	0005	ADDL	SP1B	CST length violation	
1067	00C7	CPFO	JSB	SHLT	UNC	0006	ADDL	SP1B	Channel program timeout	
1068	00C8	CPCS	JSB	SHLT	UNC	0007	ADDL	SP1B	Bootstrap channel program checksum	
1069	00C9	CPAB	JSB	SHLT	UNC	0008	ADDL	SP1B	Bootstrap channel program abort	
1070	00CA	PSEH	JSB	SHLT	UNC	0009	ADDL	SP1B	Pseudo-Enable violation [QI-18] < 0	
1071	00CB	MSTO	JSB	SHLT	UNC	000A	ADDL	SP1B	Module send message timeout	
1072	00CC	INVM	JSB	SHLT	UNC	000B	ADDL	SP1B	Incorrect module responding	
1073	00CD	NSYC	JSB	SHLT	UNC	000C	ADDL	SP1B	Channel not system controller	
1074	00CE	CSTH	JSB	SHLT	UNC	000D	ADDL	SP1B	Code segment violation in segment #1	
1075	00CF	MCHL	JSB	SHLT	UNC	000E	ADDL	SP1B	No channel responding	
1076	00D0	CHLO	JSB	SHLT	UNC	000F	ADDL	SP1B	Message interrupt w/o IRQ or CSRO	
1077	00D1	NOSX	JSB	SHLT	UNC	0010	ADDL	SP1B	Not able to put it to controller-in-charge	
1078	00D2	NCON	JSB	SHLT	UNC	0011	ADDL	SP1B	Module receive message timeout	
1079	00D3	MRTO	JSB	SHLT	UNC	0012	ADDL	SP1B	Module receive message timeout	
1080	00D4	TOEF	JSB	SHLT	UNC	0013	ADDL	SP1B	I/O error, parity / timeout	
1081	00D5	WCCE	JSB	SHLT	UNC	0014	ADDL	SP1B	WCS checksum error	



Utility Subroutines

C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
1115																
1116																
1117																
1118																
1119																
1120																
1121																
1122																
1123																
1124																
1125	00DB	ET02	FFFD	ADDL				Z	SM	SUB			SP2B	SF2		UBA := -3; SP2B := Z - SM, set F2 to
1127																indicate not split banks (for #SCU, #SCW)
1128	00DC			SM	INC			WRS	SR	UBA	REPC		RH	DCSR	NCRY	Set up write @ SM + 1;
1130																RH := SR - 3, repeat if SR >= 3, dec SR
1131	00DD				QDWN	ADD		DATA	UBB		CAD					Write QDWN;
1133																End when SR counts down to 2, dec SR
1134	00DE			RH	SP2B	JSZS	STO2		POS	RH	SM	INC	SM	INSR	RSB	STOV if ((SR - 3) - (Z - SM)) >= 0;
1136																SM := (SR - 3) + SM + 1, inc SR, return
1137																
1138																
1139																
1140																
1141	00DF	ET03	FFFC	ADDL				Z	SM	SUB			SP2B	SF2		UBA := -4;
1143																SP2B := Z - SM, set F2 (for #MVBL)
1144	00E0				SM	INC		WRS	SR	UBA	REPC		RH	DCSR	NCRY	Set up write @ SM + 1;
1146																RH := SR - 4, repeat if SR >= 4, dec SR
1147	00E1					QDWN	ADD	DATA	UBB		CAD					Write QDWN;
1149																End when SR counts down to 3, dec SR
1150	00E2			RH	SP2B	JSZS	STO2		POS	RH	SM	INC	SM	INSR	RSB	STOV if ((SR - 4) - (Z - SM)) >= 0;
1152																SM := (SR - 4) + SM + 1, inc SR, return
1153																
1154																
1155																
1156																
1157	00E3	PSHA		SM	INC			WRS	SR	SM	REPC		SM	DCSR	SRZ	Set up write to SM + 1; SM := SR + SM
1159	00E4				QDWN	ADD		DATA			ADD			DCSR	SRL2	Empty TOS registers; Dec SR
1161	00E5					ADD		RSB			ADD			CLSR		Return; Clear SR
1163																
1164																
1165																
1166																
1167																
1168	00E6	MWOL		RA	INC		RA				JSL	MBWX		NWIL		RA= DESTINATION POINTER; (2311)
1170																JMP IF NOT WHILE CONDITION (DONE)
1171	00E7				ADD						JSZ	BNDV		UNC		; JUMP IF REALLY A TRAP CONDITION... (2311)

NO	C S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
1174																		
1175																		
1176																		
1177																		
1178																		
1179																		
1180																		
1181																		
1182																		
1183	00E8	TIME	UBA	ADD		SP4A		0030		ADDL		CTR					Save right stackop bit in SP4A for RSRT; CTR := TCLK REGN option	
1185																		: CTR := XR33 REGN code (countsave)
1186	00E9			ADD				00A1		ADDL		CTR						: SP3B := current value of TCLK
1188	00EA			ADD					REGN	ADD		SP3B						: SP3B := countsave - TCLK (delta t)
1190	00EB			ADD				UBB	REGN	RSUB		SP3B						: Countsave = current timer value
1192	00EC			ADD				SP3B		ADD		REGN						: CTR := REGN code of desired accumulator
1194	00ED			ADD				SP2B		ADD		CTR						Not much to do except wait around for CTR
1196	00EE			ADD						ADD		REGN						Add delta t to proper accumulator, inc CTR
1198	00EF		REGN	ADD		REGN		SP3B	REGN	LINK		REGN		ICTR				to next REGN code
1200																		Return; UBB := mask to clear PAUSEFF
1201	00F0			ADD		RSB		E000		ADDL								
1203																		
1204																		
1205																		
1206																		
1207																		
1208	00F1	IOER		ADD		SF2		FF00		BKX4		ANDL						Set F2; Check if reading FIFO
1210	00F2			JSZ		IOEE		UNC		RG		JSL		SUSB		SP3B		I/O error; suspend if DNV when reading FIFO
1212																		
1213																		
1214																		
1215																		
1216																		
1217	00F3	TSRT	UBA	JSZ		TIME		UNC		00A2		ADDL				SP2B		Add channel program time, UBA := right
1219																		stackop bit (from #CPEX)
1220	00F4					SP4A		JSZ		RSRT		UNC		ADD				UBA := right stackop bit, restart instr
1222																		
1223																		
1224																		
1225																		
1226																		
1227																		
1228	00F5	DTS1	UBA	ADD		NZRO				RB		ADD				CCA		Skip if ms 17 bits are not the same;
1230																		CCA on msw
1231	00F6			ADD		NEXT				RA		ADD				DCC		NEXT if ms 17 bits are the same; DCC on lsw
1233	00F7			ADD		NEXT						ADD				SCRYP		NEXT; Set carry bit in status
1235																		
1236																		
1237																		
1238																		
1239																		
1240	00F8	DMPX		ADD						JSL		WMST		RF		UNC		RF := 0 to start with IOA1, jump



PAGE 27  
RECORD  
NO

SR Preadjust Stack Underflow Pointer

10/ 2/86 9:26 AM

C S \*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

1243  
1244  
1245  
1246  
1247  
1248  
1249  
1251  
1253  
1255

\*\*\*\*\*  
\* \* \* \* \*  
\* STNU - SR Preadjust Stack Underflow Pointer \* \* \* \* \*  
\* \* \* \* \*  
00F9 STNU 2000 CPX1 ANDL ADD  
00FA ADD JSL STNX ZERO  
00FB JSZ BNDV UNC Q ADD SM CLSR  
00FC ADD ADD

CHECK TO SEE IF BNDV HAS OCCURRED (2428A)  
IF NOT THEN CONTINUE STOV PROCESS (2428A)  
ELSE PROCESS BNDV;RESTORE SM; SR=0 (2428A)  
NOP to keep system happy (2555)

```

1260 %O100
1261 *
1262 *
1263 *
1264 * PCAL INSTRUCTION
1265 *
1266 * This module will perform the internal label processing
1267 * of the PCAL instruction:
1268 *
1269 * DSPL = 0 - program label on TOS
1270 * > 0 - program label in STT
1271 *
1272 * 1) if DSPL = 0 then label on TOS else label is
1273 * in Segment Transfer Table (DSPL = STT #).
1274 * 2) empty TOS registers.
1275 * 3) if SM + 4 > Z then STACK OVERFLOW.
1276 * 4) write out four word stack marker.
1277 * 5) if DSPL > total # of labels in STT then STT
1278 * VIOLATION.
1279 * 6) if PCAL 0 and segment number on TOS = 0 then
1280 * CST VIOLATION.
1281 * 7) if program label is external then set up
1282 * code segment else set up address.
1283 * 8) if address outside PB - PL then BOUNDS
1284 * VIOLATION.
1285 *
1286 *
1287 *
1288 *
1289 *
1290 * SLUT INSTR=PCAL:0 011 001 0xx xxx xxx, DSPL=8, ENTRY=PCAL
1291 *
1292 0100 PCAL DSPL ADD SP4A CF1 PL ADD ROP F1=EXTERNAL; PL=STTL ENTRY FOR INT/EXT(CSTX)
1293 0101 PCLI UBA JSB PCLO ZERO PL PB SUB SP2B TICB TEST N=0;SP2=PL-PB;CTR=OF(OPB);N=0 IS EXTERN
1294 * (CSTX)
1295 0102 SM INC WRS OPB ADD LRZ RH POINT TO TOS;UBB=RH=#INTERNALS (CSTX)
1296 0103 UBB SP4A SUB CTF1 OPB ADD RRZ SP3B F1=INTRNL IF N>#INTERNALS;SP3B=TOTAL #LABELS
1297 * (2635)
1298 0104 SUB PL SP4A SUB ROP NOP:READ PL-N INTO OPB (2635)
1299 0105 PTOS P ADD SPOA SR SM REPC SM DCSR SRZ SPOA=OLD P;START EMPTY TOS REGS;SKP IF DONE (2635)
1300 *
1301 0106 QDWN ADD DATA UBB ADD DCSR SRL2 EMPTY TOS REGS;UBB=S;SR=SR-1;SKIP DONE
1302 0107 PSTK X ADD DATA 0004 UBB ADDL RF PUT X IN STACK MARKER; RF=SM+4
1303 0108 SPOA PB SUB DATA XR12 ADD UBA:=P-PB;UBB=MAPFLAG (CSTX)
1304 0109 UBA UBB JOR DATA REGN ADD RF JSBS SPIB PUT MAP BIT IN P-PB;SPIB=LABEL (CSTX)
1305 010A STA ADD RD DATA Z JSBS PCSO NEG STK MRKR=RD=STATUS;O'FLO IF NEW SM>Z (CSTX)
1306 010B RF O SUB DATA JFFF SPIB ANDL RG WRT DELTA Q TO STK;RG=ADDR PART OF LBL
1307 010C UBB PB ADD SP4A ROMP RF ADD SM CLSR SP4A=UBA+PB+DELTA P (NEW P);SM=SM+4
1308 010D SPIB ADD RRZ F1 SP3B SP4A SUB CRRY UBA=LABEL [8:8] (SEG #);SKIP IF LOCAL LABEL;
1309 * SKIP IF TOTAL #LABELS >= DISP (2635)
1310 010E UBA DSPL JSZ CSTV ZERO JSZ STTV UNC CSTV IF PCAL 0 AND LABEL [8:8]=0;STTV (2635)
1311 010F RG SP2B JSZC BNDV CRRY RF JSB PCL3 Q NF1 BND VIO IF ADDR=PL-PB-Q+SM+4;JSB IF EXT(CSTX)
1312 0110 JSZ NEXT UNC SP4A ADD P INTERNAL NEXT INSTRUCTION,P=NEW P (CSTX)
1313 0111 PCSO SP4A JSZ STO2 NZRO ADD CLSR JSB IF NOT PCAL 0;CLSR (CSTX)
1314 0112 JSZ STO2 UNC REGN ADD RA INSR JSB FOR STACK OVERFLOW; RESTORE LABEL. SR =1
1315 *
1316 *
1317 *
1318 *
1319 *
1320 * PCAL INSTRUCTION - LABEL ON TOP OF STACK
1321 *
1322 *
1323 *
1324 *
1325 *
1326 *
1327 *
1328 *
1329 *
1330 *
1331 *
1332 *
1333 *
1334 *

```

PAGE 29  
RECORD  
NO

10/ 2/86 9:26 AM

C. S. NO	C. S. ADDR	PCAL Instruction														COMMENT						
		LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP							
1335																						
1336																						
1337	0113	PCLO		P		ADD				SPOA	SRZ			SM		ADD		RH	POP	SRZ	SPOA:=P, SKIP IF SR=0; RH:=SM (RG:=SM AFTER POP), POP, SKIP IF SR=0	
1339																						JSB, WRITE TOS REGISTERS AT SM + 1;
1340	0114			SM		JSBI	PTOS			WRS		0007		ADDL				CTR			CTR:=REGN CODE FOR RH (LABEL NOW IN RH)	
1342																					STUN IF SM <= Q; UBB:=SM, SR =0	
1343	0115		RG	Q		JSZC	STUN			NEG			SM	ADD					CLSR		JUMP BACK, READ LABEL INTO OPB; SM:=SM - 1	
1345	0116			SM		JSB	PSTK			ROBS		UBB		CAD					SM			

1348  
1349  
1350  
1351  
1352  
1353  
1354  
1355  
1356  
1357  
1358  
1359  
1360  
1361  
1362  
1363  
1364  
1365  
1366  
1367  
1368  
1369  
1370  
1371  
1372  
1373  
1374  
1375  
1376  
1377  
1378  
1379  
1380  
1381  
1382  
1383  
1384  
1385  
1386  
1387  
1388  
1389  
1390  
1391  
1392  
1393  
1394  
1395  
1396  
1397  
1398  
1399  
1400  
1401  
1402  
1403

```

SNOWARN
*****
CODE SEGMENT SET UP MODULE
This module is called by PCAL and the interrupt
handlers to set up execution on a particular code
segment with:
SPIB = external program label
RH= number of internals
DSPL and STA set
1) Read LSTT bank, addr pointer from I221,I222 (8)
2) Read #LSTT ents (first word of LSTT)
3) If logically mapped, then
a) Read LSTT number of entries (first word)
b) STT violation if LSTT bank=LSTT addr =0
c) STT violation if seg # > # LSTT entries
d) If segment # (from label) = 0 then
1) Index into LSTT with N-internals
2) Read new label
5) If LABEL(8:8)=0 then CST violation
6) Phys Seg (RH)=LABEL(8:8)
7) If logically mapped, then
a) If LABEL(8:8)>#LSTT entries then STT violation*
b) Index into LSTT with LABEL(8:8)*2 get phys add*
8) If logically map and LABEL(8:8)<=locI223(8) then
use CSTX[1] for CST base
Else use CSTB(0) for CST base
9) set PB BANK, PB and PL from CST entry
10) set reference bit in CST entry #1
11) STATUS register is set to new segment #
12) if TRACE/ABSENT flag is set then
TRACE/ABSENT trap
13) if STT# < STTL then STT VIOLATION trap
14) if external label in STT then STT VIOLATION TRAP
15) if STT# = 0 then
if called from privileged then
P:= PB
else
STT UNCALLABLE
else
if called from privileged then
P:= PB + label address
else
if called segment is privileged then
STT UNCALLABLE
16) if PB <= P <= PL is not true then BOUNDS
VIOLATION
17) next instruction, start execution of code
segment
*****

```

C S		CODE SEGMENT SET UP MODULE										ALU B		10/ 2/86 9:26 AM		COMMENT
ADDR	LHBL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP		
1405	0118	RH	DSPL	SUB		SPOA		SP1B	ADD	RRZ	RH				SP0A=-{N-#INTS};RH=LABEL(8:8) (SEG #) (CSTX)	
1407	0119		RE	INC			ROX3	RE	CAD				ROX3		READ #ENTRIES (1223) READ LSTT BANK (CSTX)	
1409	011A		STA	ADD	RRZ	RG		SP1B	JSB	PCLP				NEG	RG=STA(8:8);JMP IF PHYSICAL MAPPED (CSTX)	
1411	011B	RH		ADD		RE	ZERO	RE	ADD						RE=RH;SKP IF SEG=0;READ LSTT ADDR (CSTX)	
1413	011C	RH	OPA	JSBC	PCLX		NCRY	OPB	ADD				BKX4		JMP IF SEG=#SEGS(1223) SAVE LSTT BNK (CSTX)	
1415	011D	RG	RG	INC		SP4A		OPB	ADD				RD	NZRO	UBA=STA(8:8)*2+1;UBB=LSTT BASE;SKP IF NZRO (CSTX)	
1417															(CSTX)	
1418	011E			UBB	ADD		ROX4		BKX4	JSZ	CSTV				READ #LSTT ENTS; CSTV IF LSTT BANK=ADDR=0 (CSTX)	
1420															(CSTX)	
1421	011F	RD	SP4A	ADD			SF1		RH	JSB	PCL6				UBA=LSTTB+STA(8:8)*2+1;JMP IF NZRO LOG MP (CSTX)	
1423															(CSTX)	
1424	0120		OPA	ADD	RRZ			UBA	ADD					ROX4	UBA=#LSTT ENTS;READ PTR TO LABEL (CSTX)	
1426	0121	SPOA	RD	ADD				RH	UBA	JSZC	CSTV				UBA=LSTTB-(N-#INTS);CSTV IF SEG>#LSTT ENTS (CSTX)	
1428															(CSTX)	
1429	0122			ADD				UBA	OPB	ADD				ROX4	:READ LABEL (CSTX)	
1431	0123			ADD					ADD					CF1	:INDIC SEG # = 0 (CSTX)	
1433	0124			ADD				OPB	ADD	RRZ	RH				:RH=NEW LABEL(8:8) (SEG #) (CSTX)	
1435	0125		UBB	JSZ	CSTV		ZERO	OPB	JSB	PCLP	SP1B				CSTV IF NEW SEG=0;SP1B=NEW SEG;JP IF PHY LB (CSTX)	
1437															(CSTX)	
1438	0126	PCL6	RH	OPA	JSZC	CSTV		CRRY	RH	RH	ADD				CSTV IF SEG>#ENTS;UBB=LABEL(8:8)*2 (CSTX)	
1440															[CX2328A]	
1441	0127			ADD			F1	RD	UBB	ADD				ROX4	SKIP IF F1 SET;READ LSTT ENT (LSTTB+LABEL*2) (CSTX)	
1443															(CSTX)	
1444	0128		RH	ADD		RE			ADD						IF SEG# WAS 0, PUT IN SEG # FROM LSTT (CSTX)	
1446	0129			JSB	PCLP		UNC	OPB	ADD		RH			UNC	GO READ CSTB(0);RH=NEW 16 BIT PHY SEG (CSTX)	
1448	012A	PCLX		INC			ROX3		JSB		PCL7			UNC	READ CSTX(1); JMP AROUND (CSTX)	
1450	012B	PCLP		ADD			ROX3		RH	ADD		RE			READ CSTB(0) FOR PHY MAPPED;RE=RH FOR PHYS (CSTX)	
1452															(CSTX)	
1453	012C	PCL7	RH	JSZ	CSTV		ZERO	8000	SP1B	ANDL					CSTV IF SEG=0; UBB=MAPPING (LOG/PHY) (CSTX)	
1455	012D		UBB	ADD		RC			ANDL	LSR	XR1				RC=NEWMAPFLG;XRB12:=NEWMAPFLG (2318)	
1457	012E		STA	ADD	LLZ	SP4A		7F00	SP1B	ANDL					SP4A:{0:8}=STA{0:8};UBB=#ST# (CSTX)	
1459	012F		OPA	ADD		SPOA	ROX3		UBB	ADD	LRZ	SP2B	CF4B	ZERO	READ CSTL; SP2B=#ST#, SKP IF= 0, SF4B (CSTX)	
1461	0130	RE	SP4A	IOR		RD		RH	RH	INC	LSL			SF4B	RD:=TSTA; (CSTX)	
1463															UBB=#SEG# * 4 + 2, SF4B IF STT# <> 0 (CSTX)	
1464	0131	SPOA	UBB	ADD		SP4A	ROB3	RH	RH	ADD	LSL				SP4A:=(CSTB/CSTX) + SEG# * 4 + 2, READ BANK; (CSTX)	
1466															UBB=#SEG# * 4 SKIP IF SEG# <> 0 (CSTX)	
1467	0132	SPOA	UBB	ADD			ROX3		JSB	PCL8					UNC	READ AMRT-LENGTH/4 (CSTB/CSTX) + SEG# * 4); (CSTX)
1469															CST VIOLATION IF SEG# = 0 (CSTX)	
1470	0133	RH	OPA	JSBC	PCL8		CRRY	8004		ADDL		SP3B			CST OR CTL VIOLATION IF SEG# > CSTL; (CSTX)	
1472															SP3B:=MASK FOR ABSCENCE AND TRACE BITS (CSTX)	
1473	0134		OPA	CSL			CTF1	00FF	OPB	ANDL		BNKP			UBA:=AMRT-LENGTH/4 + CSL(1); BNKP:=NEW BNKP (CSTX)	
1475	0135	UBA	UBA	ADD	LSL			SP4A	INC			ROX3			SP4A:=UBA-LENGTH + LSL(1); (M AND R BITS (CSTX)	
1477															SHIFTED OUT, A AND T BITS WILL BE ZERO); (CSTX)	
1478															F:=MODE BIT; (CSTX)	
1479															READ PB ((CSTB/CSTX) + SEG# * 4 + 3) (CSTX)	
1480	0136	UBA		CAD	LSR	RG		SP3B	UBA	AND					RG:=UBA-LENGTH - 1; (CSTX)	
1482															UBB:=ABSCENCE AND TRACE BITS, SKIP IF <> 0 (CSTX)	
1483	0137		UBB	JSB	TABP		NZRO	UBA	OPB	ADD	PL	ROP			JSB IF TRACE OR ABSENT; (CSTX)	
1485															PL:=LENGTH - 1 + PB; READ STTL (CSTX)	
1486	0138	2000	OPA	IORL				UBB	SP2B	SUB		ROP	NPRV		UBA:=AMRT-LENGTH/4 WITH REFERENCE BIT SET; (CSTX)	
1488															READ LABEL AT PL - STT#, SKIP IF NPRV (CSTX)	
1491	0139		UBA	ADD		DATA		OPB	ADD	LRZ		SF1			WRITE AMRT-LENGTH/4; (CSTX)	
1492															UBB=# LOCAL LABELS, SF1 IF PRIVILEGED (CSTX)	
1493															(F1 WILL BE SET IF PRIVILEGED SEGMENT OR (2635)	
1494	013A	UBB	SP2B	JSZS	STTV		NEG	3FFF	OPB	ANDL		SP2B			CALL FROM PRIVILEGED (2635)	
															STT VIOLATION IF STT# > STTL; (CSTX)	



C. S. Load Label Instruction  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

```

1559 *****
1560 *
1561 * Load Label (LLBL) Instruction *
1562 * *
1563 * N = disp *
1564 *
1565 *****
1566 *
1567 * $LUT INSTR=LLBL:0 011 011 1xx xxx xxx, DSPL=8, ENTRY=LLBL *
1568 *
1569 0151 LLBL STA ADD R LZ RH PL ADD ROP SR7 RH 0:8=SEG# ;READ STT LENGTH & #INTS
1570 0152 UBB DSPL SUB CAD ROP JSZ PSHM SR7 READ LABEL (PL-N); SAVE RG IF SR=7
1571 0153 UBB DSPL CAD SP4A OPB ADD RRZ EPSH SP4A=UBA--(N+1); UBB=STT LENG,PUSH RH TO TOS
1572 0154 UBB UBA JSZI STTV NCRY OPB ADD LRZ BKK3 STT VIOL IF N>STT LENG; BKK3=0 (CSTX)
1573 0155 STA ADD RRZ SPOA NCRY XR12 ADD LSL SP3B SPOA=STA(8:8) ; SP3B=UBB=#INTERNAL (CSTX)
1574 0156 UBB DSPL JSBS LLB3 NCRY XR12 ADD LSL HBF2 JMP IF N>#INTS; F2=MAPFLAG (CSTX)
1575 0157 DSPL JSZ STTV BIT8 ADD STT VIOL IF N>127; (CSTX)
1576 0158 ADD NEXT RH SP4A CAD SWAB RH F2HB NEXT>RH ON TOS;RH=INT LABL CHGD TO EXT (CSTX)
1577 0159 LLB3 OPA ADD RRZ RH 0291 RH ADDL ROX3 RH=LABEL(8:8);UBB=ADDR OF LSTT BANK (CSTX)
1578 015A UBB INC ROX3 UBB ADD ROX3 READ LSTT BASE; READ LSTT BANK (291) (CSTX)
1579 015B OPA ADD RH SPOA RH JSZ NEXT ROX3 RH=LABEL NEXT IF SEG# <0 (CSTX)
1580 015C OPA ADD SPOA OPB ADD BKK4 NZRO SPOA=LSTT BASE ;BKK4=LSTT BANK (CSTX)
1581 015D SPOA ADD LSL ROX4 SP3B SP4A INC STTV NEG UBA=STA 8:8*2 ;STTV IF SEG=0 & PHY MAP (CSTX)
1582 015E SPOA UBA INC ROX4 SP3B SP4A INC STTV NEG UBA=STA 8:8*2 ;STTV IF SEG=0 & PHY MAP (CSTX)
1583 015F SPOA UBB ADD ROX4 SP3B SP4A INC STTV NEG UBA=LSTTB-(N-#INTS); (CSTX)
1584 0160 UBA OPA ADD ROX4 BKK4 ADD ZERO READ LABEL FROM LSTTB+PTR-(N-#INTS) (CSTX)
1585 0161 SPOA JSZ CSTV ZERO JSB *+1 UNC JSZ IF BOTH LSTT BANK=ADDRESS=0 (CSTX)
1586 0162 OPA ADD RH ADD NEXT RH=LABEL FROM LSTT; NEXT (CSTX)

```

```

1606 *
1607 *
1608 *           ICF/55 EXIT instruction
1609 *
1610 *           This module will perform the execution of the EXIT
1611 *           instruction:
1612 *
1613 *           1) SM := Q; RQ := Q - (Q); RS := Q - 4 - N
1614 *           2) If RS or RQ > Z then stack overflow
1615 *           3) If RS or RQ < DB and EXIT to nonpriv then
1616 *              stack underflow
1617 *           4) If nonpriv EXITS to priv or external
1618 *              interrupt bit changes then mode violation trap
1619 *           5) Disable external interrupts, STA(1) := 0
1620 *           6) Restore X register from stack marker, X := (Q-3)
1621 *           7) If EXIT to different segment or mapping mode,
1622 *              then set up new segment
1623 *           8) If PB <= PB + (Q-2) <= PL is not within limit
1624 *              then bounds violation
1625 *           9) P := PB + (Q-2); STA := (Q-1); S := RS; Q := RQ
1626 *           10) Next instruction
1627 *
1628 *
1629 *
1630 * $LUT INSTR=EXIT:0 011 001 1xx xx, DSPL=8, ENTRY=EXIT
1631 *
1632 *           0163 EXIT      Q  ADD      SPOA ROS  FFFC Q  ADDL  SP1B  SPOA := Q, read delta Q; SP1B := UBB := Q-4
1633 *           0164          UBB DSPL SUB      RH   FSS  UBA  CAD  SP3B ROS  RH := RS (Q-4-N); SP3B := Q-1, read STA
1634 *           0165          SPOA OPA SUB      RG   FSS  Q   ADD  SM   CLSR  RG := RQ (Q-delta Q), skip if split banks;
1635 *
1636 *
1637 *           0166          UBA DB  JSBS EXSU  NCRY SP3B  CAD      ROAS  SM := Q, clear SR
1638 *           0167          STA ADD  SP4A      Z   RH  JSZC STO2  NCRY  JSB for further checks if DB < RQ and not
1639 *           0168          RG  RH  JSZC STUN  CRRY  UBA  OPB  XOR  SP3B  split banks; Read delta P at (Q-2)
1640 *           0169          OPA ADD  RC        BFFF  ADDL  SP2B  RC-DELTA P w/ L/P BIT; UBB=MSK TO CLR L/P BIT
1641 *           016A          SP1B INC      ROS    OPB  ADD  RD      NEG  SP4A := UBA := oldSTA; Stack overflow if
1642 *           016B          RC  SP2B AND  RB    SP3B  ADD  LSL  POS  not (Z > RS) logically. (S will be at
1643 *           016C          OPA ADD  X        JSB  TR6E  NPRV  X := NEW X
1644 *           016D          RB  PB  ADD  SP4A      RC  XR12 ADD  LSL  POS  at least 4 less than Z if less than Z at all)
1645 *           016E          RD  SP4A SUB  RRZ    PL  PB  JSBS EXI6  UNC  Stack underflow if RQ > RS; (CSTX)
1646 *           016F          UBB RB  JSZS BNDV  NCRY  UBA  JSB  EXI6  NZRO  SP3B (1:1) = new ext interrupt bit (<) old
1647 *           0170 EXI9 1000 ADDL      RH   ADD  SM   UBA := UBA := new delta P; Skip if the new &
1648 *           0171          UBA RD  AND  NZRO  RH  SP4A ADD  P  RNSP  old ext interrupt bit are the same (CSTX)
1649 *
1650 *
1651 *
1652 *
1653 *
1654 *
1655 *
1656 *
1657 *
1658 *
1659 *
1660 *
1661 *
1662 *
1663 *
1664 *
1665 *
1666 *
1667 *
1668 *
1669 *
1670 *
1671 *
1672 *
1673 *
1674 *
1675 *
1676 *

```





C. S.  
ADDR

Code Segment Set Up Module for EXIT instruction  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

1692          SNOWARN
1693          *****
1694          *****
1695          *
1696          *
1697          *   CODE SEGMENT SET UP MODULE FOR EXIT INSTRUCTION
1698          *
1699          *   This module is called by EXIT to set up execution
1700          *   of a particular code segment:
1701          *
1702          *   1) if physical or logical mapped with seg=<nr prog
1703          *   segs, then read CSTB(0), else read CSTX(1)
1704          *   2) if log map, then index into LSTT & get seg #
1705          *   CST violation or system halt if CSTL = 0.
1706          *   3) set PB BANK, PB and PL from CST entry.
1707          *   4) set reference bit in CST entry #1.
1708          *   5) STATUS register is set to new segment #.
1709          *   6) if TRACE/ABSENT flag in CST is set then
1710          *   TRACE/ABSENT trap
1711          *   7) set mode in STATUS (PRIV or NON-PRIV).
1712          *   8) P := PB + delta P.
1713          *   9) finish up like internal EXIT.
1714          *
1715          *****
1716          *
1717          *
1718          *
1719          *
1720          *
1721          *
1722          *
1723          *
1724          *
1725          *
1726          *
1727          *
1728          *
1729          *
1730          *
1731          *
1732          *
1733          *
1734          *
1735          *
1736          *
1737          *
1738          *
1739          *
1740          *
1741          *
1742          *
1743          *
1744          *
1745          *
1746          *
1747          *
1748          *
1749          *
1750          *
1751          *
1752          *
1753          *
1754          *
1755          *
1756          *
1757          *
1758          *
1759          *
1760          *
1761          *
1762          *
1763          *
1764          *
1765          *
1766          *
1767          *
1768          *
1769          *
1770          *
1771          *
1772          *
1773          *
1774          *
1775          *
1776          *
1777          *
1778          *
1779          *
1780          *
1781          *
1782          *
1783          *
1784          *
1785          *
1786          *
1787          *
1788          *
1789          *
1790          *
1791          *
1792          *
1793          *
1794          *
1795          *
1796          *
1797          *
1798          *
1799          *
1800          *
1801          *
1802          *
1803          *
1804          *
1805          *
1806          *
1807          *
1808          *
1809          *
1810          *
1811          *
1812          *
1813          *
1814          *
1815          *
1816          *
1817          *
1818          *
1819          *
1820          *
1821          *
1822          *
1823          *
1824          *
1825          *
1826          *
1827          *
1828          *
1829          *
1830          *
1831          *
1832          *
1833          *
1834          *
1835          *
1836          *
1837          *
1838          *
1839          *
1840          *
1841          *
1842          *
1843          *
1844          *
1845          *
1846          *
1847          *
1848          *
1849          *
1850          *
1851          *
1852          *
1853          *
1854          *
1855          *
1856          *
1857          *
1858          *
1859          *
1860          *
1861          *
1862          *
1863          *
1864          *
1865          *
1866          *
1867          *
1868          *
1869          *
1870          *
1871          *
1872          *
1873          *
1874          *
1875          *
1876          *
1877          *
1878          *
1879          *
1880          *
1881          *
1882          *
1883          *
1884          *
1885          *
1886          *
1887          *
1888          *
1889          *
1890          *
1891          *
1892          *
1893          *
1894          *
1895          *
1896          *
1897          *
1898          *
1899          *
1900          *
1901          *
1902          *
1903          *
1904          *
1905          *
1906          *
1907          *
1908          *
1909          *
1910          *
1911          *
1912          *
1913          *
1914          *
1915          *
1916          *
1917          *
1918          *
1919          *
1920          *
1921          *
1922          *
1923          *
1924          *
1925          *
1926          *
1927          *
1928          *
1929          *
1930          *
1931          *
1932          *
1933          *
1934          *
1935          *
1936          *
1937          *
1938          *
1939          *
1940          *
1941          *
1942          *
1943          *
1944          *
1945          *
1946          *
1947          *
1948          *
1949          *
1950          *
1951          *
1952          *
1953          *
1954          *
1955          *
1956          *
1957          *
1958          *
1959          *
1960          *
1961          *
1962          *
1963          *
1964          *
1965          *
1966          *
1967          *
1968          *
1969          *
1970          *
1971          *
1972          *
1973          *
1974          *
1975          *
1976          *
1977          *
1978          *
1979          *
1980          *
1981          *
1982          *
1983          *
1984          *
1985          *
1986          *
1987          *
1988          *
1989          *
1990          *
1991          *
1992          *
1993          *
1994          *
1995          *
1996          *
1997          *
1998          *
1999          *
2000          *

```

PAGE 37  
RECORD  
NO

Code Segment Set Up Module for EXIT instruction  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:26 AM

1771  
1772  
1773  
1775  
1776  
1778  
1780

018F RB UBB ADD SP4A RB JSB TABE NEG  
0190 RF RB ADD OPB ADD PB  
0191 SWARN RC JSB EXI9 XR12 UNC

COMMENT

UBB:=PB. TRAP IF EXIT TO PRIVILEGED AND NOT  
PRIVILEGED  
SP4A:=DELTA P + PB;  
TRACE IF DELTA P.(0:1)  
BNDV IF LNGTH-1>=DEL P.SET NEWMAPFLG {CSTX}

:PB=NEW PB {CSTX}

RECORD  
NO

C.S.  
ADDR

IXIT Instruction  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

1782  
1783  
1784  
1785  
1786  
1787  
1788  
1789  
1790  
1791  
1792  
1793  
1794  
1795  
1796  
1797  
1798  
1799  
1800  
1801  
1802  
1803  
1804  
1805  
1806  
1807  
1808  
1809  
1810  
1811  
1812  
1813  
1814  
1815  
1816  
1817  
1818  
1819  
1820  
1822  
1824  
1826  
1828  
1830  
1831

```
*****
*
*       ICF/55 IXIT Instruction
*
*       This module will perform the execution of the IXIT
*       instruction. IXIT is executed only on the ICS and
*       can be entered by the interrupt procedures or the
*       Dispatcher. For interrupt procedures, if redispatch
*       requested QI(0) = 1. If Dispatcher interrupted
*       Q(0) = 1 and Q <> QI. If pseudo-disabled QI-18 <> 0.
*
*       1). Dispatcher launch of a process.
*       2). Interrupted process, return to process.
*       2a). Interrupted process, redispatch requested
*           but pseudo-disabled so return to process.
*       3). Interrupted interrupt, return to interrupt.
*       4). Interrupted Dispatcher, return to Dispatcher.
*       4a). Interrupted Dispatcher, redispatch requested
*           but pseudo-disabled so return to Dispatcher.
*       5). Interrupted process, redispatch requested so
*           start Dispatcher.
*       6). Interrupted Dispatcher, redispatch requested
*           so restart Dispatcher.
*
*       IXIT paths:  (1)          IXT1  IXT7  IXT8
*                   (2), (2a)  IXT2  IXT1  IXT7  IXT8
*                   (3)          IXT2  IXT3  IXT7  IXT8
*                   (4), (4a)  IXT2  IXT4  IXT3  IXT7  IXT8
*                   (5), (6)  IXT2  IXT4  IXT9  IXT8
*
*       The displacement for IXIT is set to four so that in
*       the event of a TRACE or absence trap on IXIT, zero
*       is placed on the stack as the parameter.
*
*****
```

\$LUT INSTR=IXIT/PCN:0 010 000 011 11, DSPL=4, ENTRY=IXIT

1820	0192	IXIT	DSPL	ADD	ZERO	Q	ADD	ROAS		Skip if IXIT instr; Read delta Q	
1822	0193		CPX2	JSB	UNC		JSZ	TRP6	BKX3	NPRV	It's a PCN instr; BKX3 := 0, mode violation?
1824	0194		FFFB	Q	ADDL	RH	ANDL			ZERO	RH := Q-5; Are we in Dispatcher?
1826	0195			OPA	ADD	RD	JSB	IXT1		UNC	RD := delta Q; Yes, so launch process
1828	0196	IXT2	UBA	JSB	IXT3	NZRO	UBA	JSB	IXT4	NEG	If Q(0) = 1 then path (4,5,6) else if
1830											Q(0) = 0 and Q <> QI then path (3)
1831											(Note: Q = QI iff delta Q = 0)

IXIT, path (1.2.2A)

C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

1833 *****
1834 *
1835 *           ICF/55 IXIT path (1.2.2A)
1836 *
1837 *           This module will launch the interrupted process,
1838 *           dispatcher launch of process or launch of process
1839 *           if Dispatcher is pseudo-disabled.
1840 *
1841 *           1). S-BANK := (QI-5).
1842 *           2). Q := (QI-6) - 2 + (QI-4).
1843 *           3). DL := (QI-7) + (QI-4).
1844 *           4). Z := (QI-8) + (QI-4).
1845 *           5). Clear Dispatcher and ICS flags.
1846 *           6). Read delta Q.
1847 *
*****

```

1850	0197	IXT1	FF00	ADDL		RH		CAD		SP3B	ROX3	UBA:=MASK TO CLEAR DISP AND ICSFLAG;	
1852												SP3B:=(QI-6); READ DS	
1853	0198			RH	INC		ROX3	UBA	ADD		CCPX	READ STKDB (QI-4); CLEAR DISP AND ICS FLAG	
1855	0199			RH	ADD		ROX3	SP3B	CAD		RH	ROX3	READ S-BANK (QI-5); READ DDL (QI-7)
1857	019A			OPA	ADD	RG	CF1	FFFE	OPB	ADDL			RG:=STACK DB; (Q); UBB:=DS-2
1859	019B			RH	CAD		ROX3	UBA	UBB	ADD		Q	READ DZ(QI-8); Q:=DS-2+(QI-4)
1861	019C			OPA	ADD			RG	OPB	ADD		DL	UBA:=S-BANK; DL:=DDL+(QI-4)
1863	019D			RG	OPA	ADD	SPOA		UBA	ADD		BNKS	UBA:=DZ(QI-8)+(QI-4); BANKS:=S-BANK(QI-5)
1865	019E			Q	ADD		RH	ROS		UBA	ADD	Z	READ(DELTA Q); Z:=DZ (QI-8)+(QI-4)



PAGE 41  
RECORD  
NO

IXIT, PATHS (3,4,4A)

10/ 2/86 9:26 AM

C. S. \*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

1916  
1917  
1918  
1919  
1920  
1921  
1922  
1923  
1924  
1925  
1926  
1927  
1928  
1930

\*\*\*\*\*  
\*  
\* ICF/55 IXIT PATH (3,4,4A) \*  
\* THIS MODULE WILL CREATE THE DELTA Q ADJUSTMENT \*  
\* FROM DQ.(1:15). \*  
\* 1). DQ:=DQ.(1:15). \*  
\* 2). JOIN PATHS (1,2,2A). \*  
\*\*\*\*\*  
\*  
01B0 IXT3 RD RD ADD LSR SP4A SF1 Z ADD  
01B1 UBB ADD SP0A Q JSB IXT7 UNC

SP4A:=DQ(1:15); UBB:=Z  
SP0A:=Z; UBB:=Q, JSB

IXIT, Paths (2A.4.5.6)  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C.S ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

1933  
1934  
1935  
1936  
1937  
1938  
1939  
1940  
1941  
1942  
1943  
1944  
1945  
1946  
1947  
1948  
1950  
1952  
1954  
1956  
1958  
1960  
1961  
1963  
1964

```

*****
ICF/55 Ixit Paths (2A.4.5.6)
This module checks to see if the DISPATCHER was
interrupted or a re-DISPATCH was requested.
1). Set DISP flag.
2). If QI(0) = 0 return to DISPATCHER (path 4).
3). If QI (<> Q) return to DISPATCHER (path 4A).
4). If (QI-18) = 0 start DISPATCHER (path 5,6).
5). Return to launch process (path 2A).
*****
IXT4 0005      ADDL      0700      ADDL
UBA  ADD      ROX3      UBB  ADD      CCPX
      ADD      CF1      0012      ADDL      SPIB
OPA  ADD      SP4A     ROX3      Z      ADD
UBB  ADD      SPOA     ROX3      UBA  SPIB  SUB      ROX3
OPA  JSB      IXT3     POS      Q      ADD
UBB  SP4A     JSBS     IXT3     NZRO     OPB  JSB  IXT9     ZERO
      ADD      JSB      IXT1     UNC
  
```

COMMENT

```

SET ADR 5; SET DISP FLAG (PATH 2A.4.5.6)
READ(QI ADDR); SET DISP FLAG
CLEAR DQ FLAG; SPIB:=18
READ(QI); UBB:=Z
SPOA:=Z; READ(QI-18)
RETURN TO DISP (PATH 4) IF QI.(0:1)=0;
UBB:=Q
RETURN TO DISP (PATH 4A) IF Q (<> QI;
DISPATCH IF (QI-18)=0. (NOT PSEUDO DISABLED)
; RETURN TO INT. PROC (PATH 2A)
  
```



C. S.  
ADDR

IXIT, PATH (5,6)

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

1967  
1968  
1969  
1970  
1971  
1972  
1973  
1974  
1975  
1976  
1977  
1978  
1979  
1980  
1981  
1982  
1984  
1986  
1988  
1990

01BA  
01BB  
01BC  
01BD  
01BE

```

IXT9      SP4A  INC      SP4A  ROS      SP4A  ADD      Q      WRX3
          0002  UBB  ADDL      RH          ADD      DATA
          Q      ADD          RG          INC      ROS
          FFFC  Q      ADD          JSB  IXT8  BNKD  UNC
    
```

```

READ(DB-BANK);Q:=QI, WRITE TO QI
RS:=QI+2; QI:=0
UBA:=DB-BANK; READ(DB)
RQ:=QI; DB BANK:=UBA
UBA:=Q-4; FINISH TO PATH (1,2,2A,3,4,4A,5,6)
    
```

```

*****
*
*      ICF/55 IXIT PATH (5,6)
*
*      THIS MODULE WILL START THE DISPATCHER AFTER A
*      INTERRUPTED PROCESS HAS COMPLETED.
*
*      1). (QI):=0.
*      2). Q:=QI
*      3). RS:=QI+2
*      4). RQ:=QI
*      5). JOIN ALL OTHER PATHS (IXT8).
*
*****
    
```

PUSH CPU NUMBER Instruction

C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
1993																
1994																
1995																
1996																
1997																
1998																
1999																
2000																
2001																
2002																
2003																
2004																
2005	01BF	PCN	FFFC	DSPL	ANDL						ADD					Check for non-PCN instructions
2007	01C0			DSPL	JSZ	NEXT		ODD		UBA	JSZ	TRP				NZRO NEXT if old LOCK/UNLK instruction:
2009																Unimplemented trap if not PCN or LOCK/UNLK
2010	01C1				JSZ	PSHM		SR7			ADD					JSZ to empty one TOS if SR = 7
2012	01C2				JSZ	NEXT		EPSH	0004		ADDL		RH			JSZ for NEXT, EPSH, New (S) := 4 for ICF/55

PAGE 45  
RECORD  
NO

SUBROUTINE CALL INSTRUCTION

10/ 2/86 9:26 AM

```
***** ALU A *****
***** ALU B *****
C S
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
2015 *****
2016 * SCAL - SUBROUTINE CALL INSTRUCTION *
2017 *****
2018 *
2019 $LUT INSTR=SCAL:0 011 000 1xx xxx xxx, DSPL=8, ENTRY=SCAL
2020 *
2021 01C3 SCAL DSPL ADD ZERO PL PB SUB SP2B TICB SKIP IF N=0
2022 SP2B:=PL - PB, TICB CAUSES CTR:=REGN CODE
2023 FOR OPB
2024 01C4 JSB SCNZ UNC PL UBA SUB ROP SRZ
2025 01C5 SM JSB SMEM ROBS JSB STOS CTR ROP SRZ
2026 READ (SM) AND JSB IF SR = 0
2027 CTR:=REGN CODE FOR RA AND JSB IF SR<>0(CSTX)
2028 RG>MEM IF SR=7;READ #INT.OPB/RA BEFORE POP
2029 01C6 SCNZ JSZ PSHM SR7 PL REGN XFRR ROP (CSTX)
2030 (CSTX)
2031 01C7 ADD 3FFF SREG ANDL SP3B ;SP3B:=DELTA P
2032 (CSTX)
2033
2034
2035
2036
2037 01C8 P ADD SPOA OPB ADD LRZ SPOA=P;UBB=#INTERNALS HI ORDR STT LENG(CSTX)
2038 01C9 UBB DSPL JSZS STTV NCRY SP3B ADD STTV IF N>#INTS; UBB=DELTA P
2039 01CA UBB SP2B JSZC BNDV CRRY SP3B PB ADD BNDV IF ADDR > (PL - PB) (CSTX)
2040 UBB:=ADDR + PB, READ
2041 01CB SPOA PB SUB RH EPSH UBB JSZ NEXT P NEW (S):=P - PB, EPSH: P:=NEW P NEXT
2042 01CC STOS UBB UNQ ADD INH JSB TO PSHM; POP TOS IAW SCALO INST(CSTX)
2043 01CD SMEM ADD UBA Q JSZC STUN POP RSB
2044 01CE ADD RSB RREG CAD SM ; STUN IF S WOULD BE LESS THAN Q
2045 RSB; SM:=SM -1
```

SUBROUTINE EXIT INSTRUCTION

C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
2053																	
2054																	
2055																	
2056																	
2057																	
2058																	
2059	01CF	SXIT		SM	INC				WRS	SR	SM	REPC		SM	DCSR	SRZ	WRITE TOS REGISTERS AT SM + 1;
2061																	SM:=SR + SM, SR:=SR - 1, REPEAT IF SR <> 0
2062	01D0				QDWN	ADD			DATA	Z		ADD			DCSR	SRL2	WRITE QDWN;
2064																	UBB:=Z, SR:=SR - 1, END WHEN SR IN RANK1 < 2
2065	01D1			UBB	SM	JSZS	STO2		NEG		SM	ADD			CLSR		STACK OVERFLOW IF Z < SM AND WITHIN 32K;
2067																	UBB:=SM CLSR
2068	01D2			UBB	DSPL	CAD		SP4A		PL	PB	SUB					SP4A:=UBA+S-DSPL-1; UBB:=PL - PB
2070	01D3			UBA	Q	JSZS	STUN		NEG	UBB	RA	UBNE					STACK UNDERFLOW IF SM < Q AND WITHIN 32K;
2072																	BOUNDS CHECK (PL - PB) >= (S)
2073	01D4					ADD				RA	PB	ADD		P	RONP		; P:=(S) + PB, READ NEXT INSTRUCTION
2075	01D5					JSZ	NOP		UNC		SP4A	ADD		SM			NEXT IN TWO CLOCKS; SM:=S-1-DSPL

SR Preadjust Stack Underflow Routine

C S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
NO ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

2078 *****
2079 *
2080 *
2081 * STNU - SR Preadjust Stack Underflow Routine
2082 *
2083 * The purpose of this routine is to move NIR into CIR
2084 * when a stack underflow is detected during the SR
2085 * preadjust. Note that if a right stackop is the cause
2086 * of the STUN it will appear as an unpaired left stackop.
2087 * SM, SR and P are adjusted accordingly. I cannot
2088 * emphasize this enough: If this routine is not broken,
2089 * don't try to fix it!
2090 *****
2091 *
2092 01D6 STNX 0500 ADDL SP4A ADD SP4A := mask to set FAKENEXT
2093 SM INC WRS SR SM ADD REPC SM DCSR SRZ Force the CPU to drop the SRREQD line by
2094 01D7 QDWN ADD DATA SR SM ADD DCSR SRL2 accessing the stack registers
2095 01D8 ADD SP4A ADD CCPX Produce a FAKENEXT to move NIR to CIR before
2096 01D9 ADD P ADD CLSR UNC clearing the SR register
2100 01DA ADD P JSZI STUN P CLSR UNC ; SR := ESR := 0, skip next line 1st time
2101 01DB ADD P JSZI STUN P CLSR UNC Increment P if no right stackop pending
2102 01DC 1000 STA ANDL STUN UNC UBA ADD before jumping to process stack underflow
2103 01DD JSZ STUN UNC UBA JSB *-2 ZERO UBA := right stackop bit
2104 01DE JSZ STUN UNC UBA JSB *-2 ZERO Jump to increment P if no right stackop
2105 01DF JSZ STUN UNC UBA JSB *-2 ZERO pending else jump to process stack
2106 01E0 JSZ STUN UNC UBA JSB *-2 ZERO underflow w/o incrementing P
2107 01E1 JSZ STUN UNC UBA JSB *-2 ZERO
2108 01E2 JSZ STUN UNC UBA JSB *-2 ZERO
2109 01E3 JSZ STUN UNC UBA JSB *-2 ZERO
2110 01E4 JSZ STUN UNC UBA JSB *-2 ZERO
2111 01E5 JSZ STUN UNC UBA JSB *-2 ZERO

```



LOAD RELATIVE ADDRESS Instruction  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

C.S. NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT			
2147		*****																	
2148		* LRA; P relative *																	
2149		*****																	
2150		* *****																	
2151		\$LUT	INSTR=LRA(P+)	:1	111	000	0XX	XX	DSPL=8	P	ENTRY=LAP								
2152		\$LUT	INSTR=LRA(P+)	:1	111	100	0XX	XX	DSPL=8	X	P	ENTRY=LAP							
2153		\$LUT	INSTR=LRA(P-)	:1	111	000	1XX	XX	DSPL=8	P	F2	ENTRY=LAP							
2154		\$LUT	INSTR=LRA(P-)	:1	111	100	1XX	XX	DSPL=8	X	F2	P	ENTRY=LAP						
2155		* *****																	
2156	01EA	LAP	UBA	DSPL	ADSB			RH		3200	ADDL					RH=UBA=-PB +/- DSPL;UBB=PCAL0 OPCODE(2317)			
2158	01EB		UBA	JSZ	PSHM			RH	SR7	UBB	OPB	JSBS	LAP5		ZERO	JSB IF SR=7;JSB IF LRA FOLL BY PCAL0 (CSTX)			
2160	01EC	LAP1	UBA	PB	SUB			RH	EPSH			JSZ	NEXT		UNC	RH=EFFEACTIVE ADDRESS - PB,EP SH, NEXT (2317)			
2162		* *****																	
2163		* LRA; Indirect P relative *																	
2164		*****																	
2165		* *****																	
2166		\$LUT	INSTR=LRA(P+)	:1	111	010	0XX	XX	DSPL=8	INDR	P	ENTRY=LAIP							
2167		\$LUT	INSTR=LRA(P+)	:1	111	110	0XX	XX	DSPL=8	X	INDR	P	ENTRY=LAIP						
2169		\$LUT	INSTR=LRA(P-)	:1	111	010	1XX	XX	DSPL=8	INDR	F2	P	ENTRY=LAIP						
2170		\$LUT	INSTR=LRA(P-)	:1	111	110	1XX	XX	DSPL=8	X	INDR	F2	P	ENTRY=LAIP					
2171		* *****																	
2172	01ED	LAP	UBA	DSPL	ADSB			RH	ROP	3200	ADDL					RH=UBA=-PB +/- DSPL READ;UBB=PCAL0 OPCODE			
2174	01EE		XC	RH	JSZ	PSHM		RH	SR7	UBB	OPB	JSBS	LAI5		ZERO	JSB IF SR=7;JSB IF LRA FOLL BY PCAL0 (CSTX)			
2176	01EF				ADD					RH	PB	BNDE				UBA=XC + INDIRECT CELL ADDR			
2178																UBA=XC+ADDR+CELL CNT;JSB BNDS CK PL>=(2317)			
2179	01F0		UBA	OPA	JSB	LAP1				PL	RH	BNDE				UBA=XC+INDR CELL ADR;BND CK INDIR>=PB (CSTX)			
2181	01F1	LAI5	XC	RH	ADD					RH	PB	BNDE				RH=XC+ADR+CELL CNT;BND CK PL>=INR (2317)			
2183	01F2		UBA	OPA	ADD			RH		PL	RH	BNDE				UBA=SM+SR ;SP3B=FAKENXT CODE (CSTX)			
2185	01F3	LAP5	SR	SM	ADD					Q500		ADDL			SP3B	UBA=4 ;UBB=TOTAL AVAIL SPACE ON STACK (CSTX)			
2187	01F4				ADDL					Z	UBA	SUB				JMP IF STACK REGS FULL (MOVE OUT 1 TO MEM)			
2189	01F5				JSZ	PSHM			SR7	UBA	UBB	JSZC	STO2		CRRY	STACK OVERFLW IF NOT ENOUGH FOR PCAL 0(CSTX)			
2191																RH=EFF ADDR-PB,EP SH ; (2317)			
2192	01F6		RH	PB	SUB			RH	EPSH			ADD				GO DO INTERNAL PCAL0 DIRECTLY AND FAKE P			
2194																UBA=0 FOR FAKE DSPL FOR PCAL0			
2195																(2317)			
2196	01F7				ADD				SP4A			ADD				CCPX			
2198	01F8				ADD							ADD				(2326)			
2200	01F9				JSB	PCL1			SF1		P	INC		P	RONP	NOP TO ALLOW FOLLOWING SF1 TO WORK (CSTX)			

CKPB -- IN DUMP  
C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

2203  
2204  
2205  
2206  
2207  
2208  
2209  
2210  
2211  
2212  
2214  
2216  
2218  
2220  
2222

```

*
*****
*
*   CKPB: Check to see if PB is valid. Zero BNKP if it is
*   too large so that DUMP does not die of "Invalid Address
*   -- CB15" if BNKP is too large. Read NIR with RONP.
*
*****
*
01FA  CKPB          ADD          RB  BNKP SUB          BNKP  CRRY  Is BNKP within installed memory ? (2334)
01FB          ADD          ADD          BNKP          No -- Zero BNKP if too large ! (2334)
01FC          ADD          ADD          BNKP          Wait for store to occur. (2334)
01FD          ADD          RF          RONP          Read NIR. (2334)
01FE          ADD          ADD          RF          Wait for read to occur. (2334)
01FF          ADD          OPB  ADD          RF          RSB  RF := NIR, return to DUMP (2334)

```



```

2225 *****
2226 *
2227 * COLD LOAD AND DUMP MODULE *
2228 *
2229 * This module will perform the cold load or memory dump *
2230 * operations from magnetic tape or disc. *
2231 *
2232 * 1) Entered with cold load/dump device number in RH, *
2233 * (from DCU). *
2234 *
2235 * 2) Find the size of main memory. *
2236 *
2237 * 3) Initialize all of main memory to %30370 (HALT %10). *
2238 *
2239 * 4) Copy the contents of CPU registers to locations *
2240 * %1401-1422 in main memory. *
2241 *
2242 * 5) Copy the cold load device DRT to locations *
2243 * %1516-1521, the DRT bank and offset to %1522-1523, *
2244 * and the interrupt masks to %1524-1527. *
2245 *
2246 * 6) I/O CLEAR all channels, initialize channel device, *
2247 * identify the device (returning the IDENT byte for *
2248 * the device,) initialize channel device and clear the *
2249 * channel. *
2250 *
2251 * 7) Copy the appropriate channel program to %1423-1505. *
2252 *
2253 * 8) IDENT byte = 0 for disc, 1 for mag tape. *
2254 *
2255 * 9) Modify the disc I/O program seek command to sector 2. *
2256 *
2257 * 10) Set up a DRT entry for cold load device. *
2258 *
2259 * 11) Issue SIOP command to load 256 bytes from mag tape *
2260 * or disc to location %7100. *
2261 *
2262 * 12) When the channel program halts, compute and check *
2263 * the bootstrap checksum. *
2264 *
2265 * 13) Issue SIOP command to bootstrap the system. *
2266 *
2267 * When the channel program halts, check (CPVA) <> %100000. *
2268 *
2269 * If not, set up ICS and trap to segment #1. STT #44. *
2270 *****
2271 %0200
2272 LOAD 0090 ADDL SP4A 1000 ADDL XR6 clear MSGINT; XR6 := channel talk command
2273 0201 0078 RH ANDL SP4A RH RH ADD LSL SP2B SF1 isolate chan #; SP2B := DRT offset; set F1
2274 0202 ADD LSR XR7 shift down channel #; XR7 := IOCL message
2275 0203 0002 ADDL SP4A UBA ADD LSR XR4 CLSR disable ECM; XR4 := shifted down chan#; SR := 0
2276 0204 JSB ECM UNC SP4A ADD CCPX determine memory size; clear MSGINT
2277 *** initialize memory to HALT %10's ***
2278 0205 ADD WKB3 XR4 ADD LSR SP1B start address := 0; SP1B := channel#
2279 0206 JSB TEST XR4 ADD BKB5 interrupt pending?; clear BKB5 for messages
2280 0207 XR3 ADD *+1 DATA RG JSBI *-1 RG NZRO write 'HALT 10' loop back 'til bank is full
2281 0208 ADD BKB3 SUB BKB4 ZERO end of bank memory?
2282 0209 JSB CLD0 SF1 BKB3 JSBI *-4 BKB3 UNC continue cold load; no loopback

```

		MEMORY SIZE ROUTINE														
		***** ALU A *****					***** ALU B *****									
C S.	ADDR	LBL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
2281		*****														
2282		* This module is used during memory initialization to: *														
2283		* * * * *														
2284		* * * * *														
2285		* 1. Enable/Disable error correction *														
2286		* 2. Determine memory size *														
2287		* * * * *														
2288		* * * * *														
2289		* * * * *														
2290	020A	ECM	F804		ADDL		RB		0120		ADDL		BNKS			RB := UBA := mem size mask & shift count;
2292																BNKS := read & write memory status msg
2293	020B		0400		ADDL		RG		UBA	ADD		CTR	PSHR			RG := read upper word; CTR := UBB.(8:8) = 4
2295	020C		02B8		ADDL				SP4A	ADD			WRS			UBA := command word; UBB := disable err corr
2297	020D		30F8		ADDL		XR3		UBA	ADD			BUSC			XR3 := 'HALT %10'; send message to memory
2299	020E				ADD			MSGI	RG				BUSC			Skip if MSGINT; Read upper wrd of mem status
2301	020F				JSB		*-1	UNC	RG			LSL	BUSC			Wait for MSGINT; Read lower wrd of mem stat
2303	0210		0090		ADDL		RB			OPB	ADD		POPR			RB := clear MSGINT; UBB := msw mem status wd
2305	0211		UBB		ADD				RB	OPB	RPCA					UBA := msw mem status;
2307																UBB := lsw mem status;
2308																Repeat next line 6 times
2309	0212		UBA		ADD		LSL			UBB	LINK			DCTR	CTRO	Shift memsize into UBA
2311	0213				CAD		RB		RB		ADD			CCPX	RSB	RB := # memory banks - 1; Clear MSGINT, rtn

REGISTER SAVE MODULE

C.S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

2314 *****
2315 *
2316 * CPU REGISTER SAVE MODULE *
2317 *
2318 * This module will copy the CPU registers *
2319 * to main memory locations %1401-%1422. *
2320 *
2321 * %1401 - CHANNEL/DEVICE NUMBER *
2322 * %1402 - X REGISTER *
2323 * %1403 - DL REGISTER *
2324 * %1404 - DB-BANK REGISTER *
2325 * %1405 - DB REGISTER *
2326 * %1406 - Q REGISTER *
2327 * %1407 - SM REGISTER *
2328 * %1410 - S-BANK REGISTER *
2329 * %1411 - Z REGISTER *
2330 * %1412 - STATUS REGISTER *
2331 * %1413 - PB-BANK REGISTER *
2332 * %1414 - PB REGISTER *
2333 * %1415 - P REGISTER *
2334 * %1416 - PL REGISTER *
2335 * %1417 - CIR REGISTER *
2336 * %1420 - # OF BANKS *
2337 * %1421 - CPX1 REGISTER *
2338 * %1422 - CPX2 REGISTER *
2339 *
2340 * It will also write the ucode version number at SYSGLOB EXT %20 *
2341 *
2342 *****
2343 *

```

```

0214 DUMP 034C UBA ADDL WRX4 ADD BNX4 CF4B UBA := %1514; BANK 0 ACCESSES (2306)
2346 0215 UBB ADD DATA 0301 SP1B ADDL BNX4 CF4B WRITE TO %1514; UBB=SYS HALT NUMBER (2306)
2348 0216 UBB ADD WRX4 DATA 0301 SP1B ADDL BNX4 CF4B TO %1514; UBB=%1401(2306)
2350 0217 UBB ADD WRX4 RH ADD XR16 WRITE TO %1401; XR816=MCDEV#
2352 0218 RH ADD DATA 1000 ADDL XR6 WRITE(DEVICE#); XR6:=CHANNEL TALK COMMAND
2354 0219 X DL ADD DATA UBA UBA ADD LSL SP2B Write (X); SP2B := DRT entry for dump device
2356 021A DL ADD DATA BNKD ADD BNX4 CF4B WRITE(DL); UBB:=DB-BANK
2358 021B UBB ADD DATA INC BNKD WRITE(DB-BANK); BNKD := 1 {for #SAV0}
2360 021C DB ADD DATA 0078 RH ANDL LSR SP1B WRITE(DB); CLEAR MOD.DEVICE# ONLY
2362 021D Q ADD DATA UBB ADD LSR SP1B WRITE(Q); SHIFT DOWN CHANNEL#
2364 021E SM ADD DATA BNKS ADD LSR SP1B WRITE(SM); UBB:=S-BANK
2366 021F UBB ADD DATA Z ADD BNX4 CF4B WRITE(S-BANK); UBB:=Z REGISTER
2368 0220 UBB ADD DATA ADD BNX5 WRITE(Z); CLEAR BNX5 FOR MESSAGES
2370 0221 STA ADD BNKP ADD LSR XR4 WRITE(STATUS); UBB:=PB-BANK
2372 0222 UBB ADD DATA SP1B ADD LSR XR4 WRITE(PB-BANK); SHIFT DOWN CHANNEL #
2374 0223 PB ADD DATA UBB ADD LSR SP1B WRITE(PB); SP1B :=CHANNEL #
2376 0224 P ADD RF DATA PL ADD BNX4 CF4B WRITE(P); UBB:=PL (2334)
2378 0225 UBB ADD DATA ADD BNX4 CF4B WRITE(PL) (2334)
2380 0226 CIR ADD DATA B000 ADDL ECM XR7 Write (CIR); XR87 := IOCLEAR COMMAND
2382 0227 UBA ADD SP4A JSB ECM XR7 UNCL SP4A := 0; determine memory size (2334)
2384 0228 UBA INC RB DATA 7777 ADDL XR8 Write # of banks to %1420; XR88 := CCPX code
2386 0229 RB := # of banks for CKPB (2334)
2387 0229 CPX1 ADD DATA 27 ADDL CTR Write [CPX1]; Set for WCS parity off (2605)
2389 022A CPX2 ADD DATA 0011 ADDL CTR Write [CPX2]; Point to ucode version (2553)
2391 022B UBB WRX3 ADD RG Ucode vers addr -> YREGA;RG=0{sav ctr} (2605)
2393 022C REGN RAR 003A ADDL CTR Get WCS addr. into RAR (2553)

```

REGISTER SAVE MODULE

C S NO	ADDR	***** ALU A *****						***** ALU B *****						COMMENT		
		LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR		SPEC	SKIP
2395															Point CTR at WCS 2nd. quarter	(2553)
2396	022D			ADD					ADD						Let things settle down	(2553)
2398	022E			JSB	**+2		MEDJ		REGN	ADD				RSB	Magic incantation to read WCS	(2553)
2400	022F			ADD					ADD						The read line	(2553)
2402	0230		02FF	ADDL					SREG	ADD					UBA <- PTR to SYSGLOB EXT area	(2553)
2404															Hold data for a little bit	(2553)
2405	0231		UBA	ADD			ROX3		UBB	ADD					Read SYSGLOB EXT base into OPA	(2553)
2407															Hold data some more	(2553)
2408	0232		0210	ADDL					UBB	ADD					UBA <- offset to ucode version word	(2553)
2410	0233		UBA	OPA	ADD		WRX3		UBB	ADD					Set up to write into ucode vers. wd	(2553)
2412	0234			UBB	ADD		DATA	034D		ADDL					Write version out	(2553)

DRT and I/O MASK Save Module

\*\*\*\*\* LU A \*\*\*\*\*

C. S. ALU B  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

2415 *
2416 *
2417 *   Save new DRT locations, DRT pointers and I/O masks *
2418 *
2419 *
2420 *   %1515 - NIR *
2421 *   %1516 - DRTO << This is the data (in bank 1) *
2422 *   %1517 - DRT1 that was present at the *
2423 *   %1520 - DRT2 locations which will be *
2424 *   %1521 - DRT3 overlaid by DRT info >> *
2425 *   %1522 - DRT bank abs(8) *
2426 *   %1523 - DRT offset abs(9) *
2427 *   %1524 - mask for IMB0 abs(IA) *
2428 *   %1525 - mask for IMB1 abs(IB) *
2429 *   %1526 - mask for IMB2 abs(IC) *
2430 *   %1527 - mask for IMB3 abs(ID) *
2431 *
2432 *
2433 *
2434 *   save overlay locations
2435 0235 UBB ADD WRX3 JSL CKPB UNC YREGA := %1515; Check BNKP (2334)
2436 UBB ADD DATA SP2B ADD ROAD UNC Write NIR; Read DRTO, skip (2334)
2438 0237 0008 ADDL SP4A 0003 RG ADD RNOI SP4A := adr of DRT BANK; inc YRGB, read DRTn
2440 0238 DATA RG SUBL ZERO ; If RG = 3 then exit this loop
2442 0239 OPA ADD JSBI *-2 RG UNC Write DRTn; Inc count & loop back
2443 *
2444 *
2445 *   save DRT pointers
2446 023A ADD SP4A SP4A ADD ROA3 ; Read DRT BANK (abs(8))
2447 023B 001A ADDL SP4A UBB INC ROA3 SP4A := mask 1 adr; Read DRT OFFSET (abs(9))
2448 023C OPA ADD DATA UBB ADD ROA3 Write (8) to %1522
2449 023D OPA ADD DATA SP4A ADD ROA3 UNC Write (9) to %1523; Read mask 1
2450 *
2451 *
2452 *   save I/O masks
2453 023E ADDL RB RB ADD RNOI RB := CCPX mask delta; Increment YRGB, read
2454 023F INC RB ADD ZERO UBA := 1; If RG = zero then exit this loop
2455 0240 OPA ADD DATA RG UBA JSBS *-2 RG UNC Write mask n; Decrement count & loop back
2456 0241 OPA ADD XR8 REPC ; Repeat clearing of CPX bits
2457 0242 UBB RB INC ZERO UBB RB ADD CCPX Exit if CCPX mask = FFFF; Clear CPX1, CPX2
2458 *
2459 *
2460 *
2461 *
2462 *
2463 *
2464 *
2465 *
2466 *
2467 *   The LOAD and DUMP paths join at this point. *
2468 *
2469 *   1. Init DRT pointers to bank 1, address 0. *
2470 *   2. Save DRT address in SM, (for use later). *
2471 *   3. Call RLTOP to translate logical IMB# to physical *
2472 *   module# and store it in XRA9. *
2473 *
2474 *
2475 *
2476 *
2477 *
2478 *
2479 *
2480 *
2481 *
2482 *
2483 *
2484 *
2485 *
2486 *
2487 *
2488 *
2489 *
2490 *
2491 *
2492 *
2493 *
2494 *
2495 *
2496 *
2497 *
2498 *
2499 *
2500 *
2501 *
2502 *
2503 *
2504 *
2505 *
2506 *
2507 *
2508 *
2509 *
2510 *
2511 *
2512 *
2513 *
2514 *
2515 *
2516 *
2517 *
2518 *
2519 *
2520 *
2521 *
2522 *
2523 *
2524 *
2525 *
2526 *
2527 *
2528 *
2529 *
2530 *
2531 *
2532 *
2533 *
2534 *
2535 *
2536 *
2537 *
2538 *
2539 *
2540 *
2541 *
2542 *
2543 *
2544 *
2545 *
2546 *
2547 *
2548 *
2549 *
2550 *
2551 *
2552 *
2553 *
2554 *
2555 *
2556 *
2557 *
2558 *
2559 *
2560 *
2561 *
2562 *
2563 *
2564 *
2565 *
2566 *
2567 *
2568 *
2569 *
2570 *
2571 *
2572 *
2573 *
2574 *
2575 *
2576 *
2577 *
2578 *
2579 *
2580 *
2581 *
2582 *
2583 *
2584 *
2585 *
2586 *
2587 *
2588 *
2589 *
2590 *
2591 *
2592 *
2593 *
2594 *
2595 *
2596 *
2597 *
2598 *
2599 *
2600 *
2601 *
2602 *
2603 *
2604 *
2605 *
2606 *
2607 *
2608 *
2609 *
2610 *
2611 *
2612 *
2613 *
2614 *
2615 *
2616 *
2617 *
2618 *
2619 *
2620 *
2621 *
2622 *
2623 *
2624 *
2625 *
2626 *
2627 *
2628 *
2629 *
2630 *
2631 *
2632 *
2633 *
2634 *
2635 *
2636 *
2637 *
2638 *
2639 *
2640 *
2641 *
2642 *
2643 *
2644 *
2645 *
2646 *
2647 *
2648 *
2649 *
2650 *
2651 *
2652 *
2653 *
2654 *
2655 *
2656 *
2657 *
2658 *
2659 *
2660 *
2661 *
2662 *
2663 *
2664 *
2665 *
2666 *
2667 *
2668 *
2669 *
2670 *
2671 *
2672 *
2673 *
2674 *
2675 *
2676 *
2677 *
2678 *
2679 *
2680 *
2681 *
2682 *
2683 *
2684 *
2685 *
2686 *
2687 *
2688 *
2689 *
2690 *
2691 *
2692 *
2693 *
2694 *
2695 *
2696 *
2697 *
2698 *
2699 *
2700 *
2701 *
2702 *
2703 *
2704 *
2705 *
2706 *
2707 *
2708 *
2709 *
2710 *
2711 *
2712 *
2713 *
2714 *
2715 *
2716 *
2717 *
2718 *
2719 *
2720 *
2721 *
2722 *
2723 *
2724 *
2725 *
2726 *
2727 *
2728 *
2729 *
2730 *
2731 *
2732 *
2733 *
2734 *
2735 *
2736 *
2737 *
2738 *
2739 *
2740 *
2741 *
2742 *
2743 *
2744 *
2745 *
2746 *
2747 *
2748 *
2749 *
2750 *
2751 *
2752 *
2753 *
2754 *
2755 *
2756 *
2757 *
2758 *
2759 *
2760 *
2761 *
2762 *
2763 *
2764 *
2765 *
2766 *
2767 *
2768 *
2769 *
2770 *
2771 *
2772 *
2773 *
2774 *
2775 *
2776 *
2777 *
2778 *
2779 *
2780 *
2781 *
2782 *
2783 *
2784 *
2785 *
2786 *
2787 *
2788 *
2789 *
2790 *
2791 *
2792 *
2793 *
2794 *
2795 *
2796 *
2797 *
2798 *
2799 *
2800 *
2801 *
2802 *
2803 *
2804 *
2805 *
2806 *
2807 *
2808 *
2809 *
2810 *
2811 *
2812 *
2813 *
2814 *
2815 *
2816 *
2817 *
2818 *
2819 *
2820 *
2821 *
2822 *
2823 *
2824 *
2825 *
2826 *
2827 *
2828 *
2829 *
2830 *
2831 *
2832 *
2833 *
2834 *
2835 *
2836 *
2837 *
2838 *
2839 *
2840 *
2841 *
2842 *
2843 *
2844 *
2845 *
2846 *
2847 *
2848 *
2849 *
2850 *
2851 *
2852 *
2853 *
2854 *
2855 *
2856 *
2857 *
2858 *
2859 *
2860 *
2861 *
2862 *
2863 *
2864 *
2865 *
2866 *
2867 *
2868 *
2869 *
2870 *
2871 *
2872 *
2873 *
2874 *
2875 *
2876 *
2877 *
2878 *
2879 *
2880 *
2881 *
2882 *
2883 *
2884 *
2885 *
2886 *
2887 *
2888 *
2889 *
2890 *
2891 *
2892 *
2893 *
2894 *
2895 *
2896 *
2897 *
2898 *
2899 *
2900 *
2901 *
2902 *
2903 *
2904 *
2905 *
2906 *
2907 *
2908 *
2909 *
2910 *
2911 *
2912 *
2913 *
2914 *
2915 *
2916 *
2917 *
2918 *
2919 *
2920 *
2921 *
2922 *
2923 *
2924 *
2925 *
2926 *
2927 *
2928 *
2929 *
2930 *
2931 *
2932 *
2933 *
2934 *
2935 *
2936 *
2937 *
2938 *
2939 *
2940 *
2941 *
2942 *
2943 *
2944 *
2945 *
2946 *
2947 *
2948 *
2949 *
2950 *
2951 *
2952 *
2953 *
2954 *
2955 *
2956 *
2957 *
2958 *
2959 *
2960 *
2961 *
2962 *
2963 *
2964 *
2965 *
2966 *
2967 *
2968 *
2969 *
2970 *
2971 *
2972 *
2973 *
2974 *
2975 *
2976 *
2977 *
2978 *
2979 *
2980 *
2981 *
2982 *
2983 *
2984 *
2985 *
2986 *
2987 *
2988 *
2989 *
2990 *
2991 *
2992 *
2993 *
2994 *
2995 *
2996 *
2997 *
2998 *
2999 *
3000 *

```

C. S.  
ADDR

INITIALIZE AND IDENTIFY LOAD/DUMP DEVICE

\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*

COMMENT

```

2485 *****
2486 *
2487 *
2488 *           I/O INITIALIZATION, DEVICE IDENTICATION
2489 *
2490 *           This module will initialize the channel for the
2491 *           cold load / dump device.
2492 *
2493 *           1) Issue I/O CLEAR of all channels.
2494 *           2) Initialize the channel for the cold load
2495 *           device.
2496 *           3) Identify the type of device. The ident byte
2497 *           will determine whether the cold load device
2498 *           is a magnetic tape or a disc.
2499 *           4) Re-initialize the channel for the cold
2500 *           load device.
2501 *           5) Issue DEVICE CLEAR.
2502 *
2503 *****
2504 0247 CLD1 007F RH  ANDL      RH      XR7  JSL  IOMS SP3B  NZRO  RH:=CDEV #;ISSUE IOCL COMMAND
2505 0248      ADD      SP4A SF1    XR8  JSB  ECM  SP3B  NZRO  ENABLE ERROR CORRECTION MEMORY ;UBB=1000
2506 0249      0007  ADDL      SP0A      5400  UBB  ADDL  RB      DRT ADDR +2; WRITE TO REGISTER#0
2507 024A      0002 SP2B ADDL      SP4A      UBB  JSL  IOMS  RG      NZRO  DRT ADDR +2; WRITE TO REGISTER#0
2508 024B      0007 RH  ANDL      XR1      RH  JSL  CINT BKX5  NZRO  DEVICE #; INITIALIZE CHANNEL
2509 024C CRT1      ADDL      RF          403E  ADDL  NZRO  CLEAR RF FOR DELAY COUNTER
2510      UBB  ADD      RG          405F  JSL  IOMS SP3B  NZRO  CHANNEL LISTEN COMMAND
2511 024D      ADD      RG          405F  JSL  IOMS SP3B  NZRO  RG:=CHANNEL LISTEN; DO IT
2512 024E      INC      XR1          405F  JSL  IOMS 7      UNC  ; RG:=CHANNEL UNTALK COMMAND
2513 024F      XR1  INC      XR1          405F  JSL  IOMS 7      UNC  XR1:=IDENTIFY COMMAND; CHANNEL UNTALK
2514 0250      XR1  ADD      RG          405F  JSL  IOMS BNKS  UNC  RG:=IDENTIFY COMMAND; IDENTIFY DEVICE CMD
2515 0251      C002  ADDL      RG          405F  JSL  IOMS CTR  UNC  RG:=GET TWO BYTES FROM DEVICE
2516      ADDL      RG          405F  JSL  IOMS CTR  UNC  CLEAR CTR FOR RETRIES
2517 0252      0200  ADDL      RG          1300  UBA  ADDL  SP3B  NZRO  FORMATS TO READ REG 2; WRITE REG 3.
2518 0253      0002  ADDL      RG          1300  UBA  JSL  IOMS XR7  UNC  REG 3:=2 (DETECT OUT FIFO EMPTY)
2519 0254 CRTW      ADD      RF          405F  JSB  CRTW RF  NZRO  XRB7 := READ REG. 2 FORMAT
2520 0255      ADD      XR7          405F  JSL  IOMS SP3B  NZRO  DELAY 13 MSECS.
2521 0256      RG  JSB  CRUW      NZRO  CAD  XR8  ICTR  NZRO  READ REG 2
2522      JSB  CRTW      NZRO  CRTW  CRT2  CTR0  SKIP IF BYTES ARRIVED
2523 0257      ADD      RG          405E  JSL  IOMS SP3B  CTR0  INCREMENT CTR; XRB8 := INVALID ID
2524 0258      ADDL      RG          405E  JSL  IOMS SP3B  ZERO  RETRY READ REG 2 UNTIL CTR = 0
2525 0259      00E5  ADDL      UBA      405E  ADD  RRZ  XR8  ZERO  RG:=0; RETURN IDENT BYTE
2526 025A      ADD      RG          405E  UBA  ADD  CTR  CTR0  SAVE FIRST ID BYTE IN LSB OF XRB8
2527 025B      ADD      RG          405E  JSL  IOMS SP3B  ZERO  SET CTR FOR XRB101
2528 025C      ADD      RG          405E  INC  REGN  ZERO  COMMAND TO READ SECOND BYTE
2529 025D      ADD      405E  ADDL  RG      UNLISTEN COMMAND TO GIC
2530 025E      ADD      403F  JSL  IOMS SP3B  NZRO  UNTALK COMMAND TO DEVICE
2531 025F      ADD      403F  JSL  IOMS SP3B  NZRO  UNTALK COMMAND TO DEVICE
2532 0260      0002 SP2B ADDL      SP4A      XR6  JSL  IOMS SP3B  NZRO  UNTALK COMMAND TO DEVICE
2533 0261      0341  ADDL      XR1      0338  JSL  CINT BKX3  UNC  SP4A:=DRT ADDR +2; REDO INITIALIZE CHANNEL
2534 0262      0341  ADDL      XR1      0338  ADDL  BKX7  NZRO  XR1:=%1501; BKX7:=%1470

```

BOOTSTRAP SET UP MODULE

C. S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

2563 *****
2564 *
2565 *          BOOTSTRAP SET UP MODULE
2566 *
2567 *          This module will set up the bootstrap I/O program
2568 *          that microcode builds.
2569 *
2570 *          X = 1   for 1st bootstrap call
2571 *          X = 0   for 2nd bootstrap call
2572 *
2573 *          1) Builds the disc or MT I/O program.
2574 *          2) If loading rather than dumping then modify
2575 *             the disc program to seek to sector 2 and
2576 *             read to %7100.
2577 *          3) Set up the DRT entries for load/dump device
2578 *          4) Set interrupt system mask for channel
2579 *          5) Issue SIOP command for execution of I/O
2580 *             program.
2581 *
2582 * *****
2583 *
2584 0263          JSB   DSCP      UNC      XR8   JSL   NSDV      NZRO  Copy 13037 disc chan prog or check further
2585 0264 CLDR      XR15  JSB   DMP1      EVEN   BKX7  ADD      WRX3  SKIP LOAD SET UP IF DUMP; YREGB:=%I470
2586 0265          XR1   ADD      EVEN   WRX3  0E40  ADDL     DATA  YREGA:=%I501; UBB:=%7100
2587 0266          INC   LSL      DATA  UBB   ADD      DATA  SEEK TO SECTOR 2; READ TO %7100
2588 0267 DMP1 0003  ADDL     SPOA      BKX5  ADD      XR20  SPOA:=DRT INDEX; XRB20:=CDEV#
2589 0268          0313  ADDL     SP2B   ADD      XR31  WRD   CP ADDRESS; DRT ADDRESS WRITE TO BANK 1
2590
2591 0269          0317  ADDL     XR7     UBA   ADD      DATA  XRB31:= DRT0 ADDRESS
2592 026A          SPOA SP2B ADD      UBA   ADD      DATA  CPVA ADDRESS; WRITE (CP ADDRESS)
2593 026B          3000  ADDL     WRD     UBA   ADD      DATA  DRT+3 ADDRESS; WRITE (CPVA ADDRESS)
2594 026C          UBA  UBA  ADD   LSL   DATA  900F  SP1B  SUBL   CTR   UBA:=3000; CTR:=BITMASK# FOR CHANNEL
2595 026D          ADD      DATA  9000  ADDL     SP3B  UBA:=C000; WRITE DRT3; SP3B:=SMSK COMMAND
2596 026E          UBA  UBA  ADD   LSL   DATA  9000  REGN  JSL  IOMS  RG   UNC  ; RG:=CHANNEL MASK, SEND SMSK
2597 026F          0007  UBB  ANDL     X     5000  BKX5  IORL  SP3B  X:=1 FOR 1ST BOOTSTRAP ; SP3B:= SIOP COMMAND
2598          026F          RG     RG     JSL  IOMS  DL   UNC  RG:=DEVICE #; ISSUE SIOP COMMAND

```

C S  
ADDR

COLD LOAD AND DUMP SET UP

\*\*\*\*\* ALU A \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK

\*\*\*\*\* ALU B \*\*\*\*\*  
RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

2612  
2613  
2614  
2615  
2616  
2617  
2618  
2619  
2620  
2621  
2622  
2623  
2624  
2625  
2626  
2627  
2628  
2629  
2630  
2631  
2632  
2633  
2634  
2635  
2636  
2637  
2638  
2639  
2640  
2641  
2642  
2643  
2644  
2645  
2646  
2647  
2648  
2649  
2650  
2651  
2652  
2653  
2654  
2655  
2656  
2657  
2658  
2659  
2660  
2661  
2662  
2663  
2664  
2665  
2666  
2667

0270 CCL 0C00  
0271  
0272 CLLP  
0273  
0274  
0275 CLP 0200  
0276 0090  
0277  
0278  
X  
027A CLFN 0007 RH  
027B XR7  
027C  
027D RB  
027E SPOA OPA  
027F JSZ  
0280 INC  
0281 UBB Q  
0282 ADD  
0283 INC  
0284 SM  
RH

COLD LOAD AND DUMP SET UP MODULE

This module will set up cold load running of the  
I/O bootstrap programs.

ADDL  
ADD  
JSB \*+1  
JSB CLP  
JSB CLLP  
ADDL  
ADDL  
ADD  
ADD  
LD2  
ANDL  
ADD  
ADD  
RG  
ADD  
SPOA  
RG  
SPOA  
RG  
SPOA  
CPAB  
ICS  
STA  
WRXJ  
DATA  
WRS  
DATA  
F379  
UBA  
XR20  
DL  
PB  
JSZI  
CPTO  
PB  
ADD  
INC  
LSL  
CTR  
ADD  
INC  
LSL  
OPB  
ANDL  
CSRQ  
BXX5  
IORL  
LSL  
IOMS  
SP3B  
NZRO  
A401  
ADDL  
SPIB  
XR16  
ADD  
RH  
FF7  
ADDL  
4000  
ADDL  
XR12  
BNKS  
SM  
INC  
PCL3  
BNKD

UBA:-GO UNBUSY CMD; SET TIMEOUT FOR 48 SECS  
; GO UNBUSY  
BUSC  
RESET CPUTIMER; COLDL0AD DEV#  
NZRO JSB IF MSG INTERRUPT  
DO NEXT LINE ONCE IN 2\*\*16 TIMES  
ZERO LOOP BACK IF NOT MSGI  
ELSE SYSHALT IF TIMEOUT  
RG:=UBA \*X0200; CTR =0; CTX:=0  
BUSC SET CLEAR MESS. INT. FIELD;  
READ FROM CODE (UBB:=X0402)  
; Clear message interrupt bit  
ZERO Set fl. Skip if it is an IRQ  
UNC 2ND TIME IF NOT CSRQ AND X ODD; JSB IF CSRQ  
BUSC SPOA:=X8000; GO UNBUSY (UBB:=X0400)  
RG =DEVICE#; SP3B:=INT. CLEAR MESSAGE  
UNC READ(CPVA);  
CLEAR INTERRUPT ON DEVICE, BXX5:=0  
NZRO RG:=X5400 TO ENABLE IRQ AND CSRQ;  
SP3B:=X1000 (WRITE TO REG# 0 CHAN/DEV 0)  
IF CHANNEL PROGRAM ABORT THEN TRAP  
SPIB:=EXTERNAL PROGRAM LABEL  
NO. SET UP ICS, SF1, RH:=MCDEV#  
STA:=PRIVILEGED, SEG# 1; -9 ON UBB (CSTX)  
WRITE AT Q-9; SET PHYS MAPPING (CSTX)  
Q-9=1 (CST EXTENS); BANKS=0 (CSTX)  
WRITE PARAMETER; SM:=SM + 1  
UNC WRITE (CHANNEL/DEVICE); GO SET UP SEGMENT #1



COLD LOAD AND DUMP BOOTSTRAP

10/ 2/86 9:26 AM

C.S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
2670																*****
2671																*
2672																*
2673																*
2674																*
2675																*
2676																*
2677																*
2678																*
2679																*
2681	0285	LD2		XR15	JSB	LC2		ODD	0080		ADDL		RG			DUMP?: SET LENGTH OF CP PROGRAM
2683	0286		0358		ADDL		SPOA				JSB	LD	BKX5			SET ADDRESS FOR READ (%1530);
2684	0287	LD2	OE40		ADDL		SPOA				ADD		BKX5			LOAD BOOT BKX5:=0
2686	0288	LD		UBA	ADD		ROX3	A72E			ADDL		BKX5			SET ADDRESS FOR READ (%7100); BKX5:=0
2688	0289				ADD				XR31		ADD		SP3B			READ(CHECKSUM); SP3B:=%123456
2690	028A				INC		SPOA	ROB3	RG		CAD		SP2B			SP2B:=DRT0 ADDRESS
2692	028B				ADD		SP4A				JSB	LDNE	RG			READ(PROGRAM, DECREMENT WORD COUNT, DONE?)
2694	028C				JSB	*-2		UNC	SP3B	OPB	ADD		SP3B			SP4A:=CHECKSUM; YES!
2696	028D	LDNE	IC00	RH	IORL		SP4A		SP3B	SP4A	XOR					LOOP BACK; ACCUMULATE SUM IN SP3B
2698	028E		0007	RH	ANDL		RG		SP3B	SP4A	XOR					SP4A:=INT. CLEAR MASK, CHECKSUM CORRECT?
2700	028F			XR15	ADD	LSR		ODD	035B		ADDL		RH			RG:=DEVICE#; NO, SYSTEM HALT 007
2702	0290		OE41		ADDL					SP4A	JSL	IOMS	SP3B			DUMP?: RH:=%1533
2704	0291			RB	ADD					XR6	JSL	IOMS	SP3B			RH:=%7101; RESET INTERRUPT ON GIC
2707	0292		0003	SP2B	ADDL				SP2B	ADD				WRD		RG:=%5400 TO ENABLE IRQ AND CSRO;
2709	0293			UBA	ADD			WRD		ADD						SP3B:=%1000 (WRITE TO REG# 0 CHAN/DEV 0)
2711	0294				ADD		X		C000	ADDL						UBA:=DRT ADDRESS+3; WRITE TO DRT(0)
2713	0295			UBB	ADD			DATA	5000	XR20	IORL		SP3B			WRITE TO DRT(3); WRITE CP POINTER
2715	0296		0007	UBB	ANDL		RG				JSL	IOMS				X:=0; SET DRT CHANNEL RUN BIT MASK
2717	0297				ADD						JSB	CCL	DL			WRITE TO DRT(3); SET UP SIOP COMMAND
																UBA:=DEV#; ISSUE SIOP COMMAND
																: DL:=0, PERFORM BOOTSTRAP



DISC I/O PROGRAM BUILD

C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
2787	*****														
2788	* * * * *														
2789	* DISC I/O PROGRAM BUILD MODULE * * * * *														
2790	* * * * *														
2791	* This module will build the disc I/O program * * * * *														
2792	* at location %7100. * * * * *														
2793	* * * * *														
2794	*****														
2795	* * * * *														
2796	02AB	DSCP	CLDD	ADDL	LBL	SPOA		FFF3	ADDL		RD				SETUP THE MSG POINTER; #OF MSG
2798	02AC		0313	ADDL					ADD		BKX4				STARTING MEMORY ADDRESS; SET BANK:=0
2800	02AD			JSB	UNPK		UNC	UBA	ADD			WRX4			GO UNPACK THE MSG & WRITE TO WCS; MEM ADDR
2802	02AE			JSB	CLDR		UNC		ADD		BKX3				RETURN; SET BKX3:=0
2804	02AF	CLDD	0200	0000	0408	0002			CON						WAIT FOR 1st PPOLL
2806	02B0		0000	0000	033E	0200			CON						SET FILEMASK FOR DISC
2808	02B1		0000	0408	0002	0000			CON						ISSUE READ STATUS COMMAND
2810	02B2		0000	0343	0308	0004			CON						READ 4 STATUS BYTES
2812	02B3		0000	0000	0344	0200			CON						ISSUE WAIT
2814	02B4		0000	0408	0006	0000			CON						ISSUE SEEK COMMAND
2816	02B5		0000	033F	0200	0000			CON						ISSUE WAIT
2818	02B6		0408	0002	0000	0000			CON						ISSUE READ COMMAND
2820	02B7		0342	0300	0100	0000			CON						READ 256 BYTES TO ADDR 0358 (FOR DUMP)
2822	02B8		0000	0358	0200	0000			CON						ISSUE WAIT
2824	02B9		0180	0000	FFFF	0F05			CON						DONE - INTERRUPT HALT
2826	02BA		0200	0000	0003	0500			CON						SEEK COMMAND; READ COMMAND
2828	02BB		0300	0000	0000	0000			CON						STATUS COMMAND; STATUS BUFFERS
2830	02BC	UNPK		ADD					ADD			PSHR			ADJUST RAR
2832	02BD	UNP1	0004	ADDL	RG			0038	ADDL		PL				# OF WCS; STARTING OF WCS OPTION
2834	02BE	UNP2	SPOA	ADD		WRX3		0027	ADDL		CTR				WCS POINTER; WCS ADDR INHIBIT WCS PARITY
2836	02BF			ADD	REGN	RAR			ADD		CTR				RAR:=YREGA (WCS ADDR); STARTING OF WCS
2838	02C0	RG		CAD	RG				INC		PL				DEC # OF WCS; INC THE WCS POINTER
2840	02C1			JSB	**1	MEDJ		REGN	ADD		RSB				VBUS:=WCS ADDR WHEN THIS LINE IS IN RANK 1
2842	02C2			ADD		TEST		SREG	ADD		NF2				RESET CLK; SKIP IF FROM COLD LOAD
2844	02C3			ADD				UBB	SP1B	ADD	SP1B		DATA	UNC	IF F2 THEN ADD WCS DATA TO CKSUM; SKIP
2846	02C4	RG		JSB	UNP2	NZRO	RREG		ADD						LOOPBACK IF NOT FINISHED; WRITE TO MEMORY
2848	02C5	SPOA		INC		SPOA	0800		ADDL						Inc the msg pointer; UBB := addr of MPL area
2850	02C6	UBA	UBB	SUB		NZRO			ADD						Skip if new address not start of MPL area
2852	02C7	OB20		ADDL		SPOA		RD	JSBI	UNP1	RD				Skip over MPL area; Do again if not done
2854	02C8			ADD		NZRO			ADD		POPR	NF2			Slow down RSB; Pop rtn adr. skip if from
2856															cold load
2857	02C9			ADD		RSB	FECO	BKX5	ADDL		RG				RETURN; RG := precomputed WCS checksum -
2859															MPL area checksum
2860	02CA			XR1	ADD				ADD						

Magnetic Tape I/O Program Build Module

C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
2862																	
2863																	
2864																	
2865																	
2866																	
2867																	
2868																	
2869																	
2870																	
2871	02CB	MTCP	CLDT		ADDL	LBL	SPOA		0001	XR8	SUBL				ZERO	SETUP THE MSG POINTER	
2873																	SKIP NEXT LINE IF ID VALID (2635)
2874	02CC		FFF4		ADDL		RD				JSL	CPT0			UNC	NUMBER OF MSG (2635)	
2876																	GO TO CPT0 (2635)
2877	02CD		0313		ADDL						ADD		BKX4				MEM STARTING ADDR; SET BANK:=0
2879	02CE				JSB						ADD			WRX4			GO UNPACK THE MSG; STARTING MEM ADDR
2881	02CF		0070		ADDL	UNPK		UNC	UBA		ADD						MASK TO SET FLUSH BIT IN CPX2 (SRF6)
2883	02D0				ADD					UBA	ADD						SET THE BIT (SRF6)
2885	02D1		00F0		ADDL						ADD			ROA3			MASK TO CLEAR FLUSH BIT IN CPX2 (SRF6)
2887																	DO A READ TO START FLUSHING (SRF6)
2888	02D2				ADD					UBA	ADD						CLEAR THE BIT (SRF6)
2890	02D3				JSB	DMP1		UNC			ADD			BKX3			RETURN; BKX3:=0

WCS & LUT Checksum Routine  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C.S ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

2893 *****
2894 *
2895 * CKSM: Calculates WCS and LUT checksums and compares them *
2896 * against the values IML has read from the disc or tape. *
2897 * A system halt occurs if an error is found. CKSM is *
2898 * executed upon cold-load or power-on, after the system *
2899 * microprogram has been loaded by IML. *
2900 *
2901 * The following data has been left for us by IML: *
2902 *
2903 * BXX3 = number of WCS locations *
2904 * BXX5 = WCS checksum (+ %123456) *
2905 * BXX6 = LUT checksum (+ %123456) *
2906 *
2907 * Entered with BNKD = 0 *
2908 *
2909 *****
2910 *
2911 02D4 CKSM ADD SPOA SF2 A72E ADDL SP1B Starting WCS adr (SPOA) := 0, set F2 for
2912 * #UNPK, SP1B := %123456
2913 *
2914 02D5 ADD BNKP PSHR ; BNKP := 0 (for #LTCK), Push return address
2915 02D6 JSB UNPK MEDJ 0020 BXX3 SUBL RD Med jump; RD := -(#WCS locs) + 120 (#MPL)
2916 02D7 RG SP1B JSZS WCCE NZRO A72E ADDL SP1B Upon rtn RG = exp cksm, SP1B = act cksm,
2917 * Syshalt if <>; SP1B := %123456
2918 *
2919 * now do LUT checksum
2920 *
2921 *
2922 02D8 LTCK RC ADD 0300 ADDL SP1B LUT adr {RC} := 0; SP1B := %1400
2923 02D9 SP1B ADD X RC BXX6 ADD RG X := %123456; RG := exp LUT cksm
2924 02DA LCK1 SP1B ADD WRD RC ADD LSL Write adr = %1400; UBB := LUT adr & lsl(2)
2925 02DB UBB ADD LSL DATA RC SP1B ADD UBA := LUT adr & lsl(4), write to %1400;
2926 * Read LUT adr into NIR (write goes first)
2927 *
2928 *
2929 02DC ADD ADDL Wait for read
2930 02DD RC INC RC OPB ADD Inc LUT adr; Freeze if NIR is not valid
2931 X LUTO ADD 1000 ADDL Add LUTO to cksm; UBB := last LUT adr + 1
2932 02DE X RREG RC JSBS LCK1 NZRO Add LUT1 to cksm; Loop if LUT adr <> !1000
2933 02DF UBA LUT1 ADD X NZRO SYSHLT if expected cksm <> calculated cksm
2934 02E0 UBA RG JSZS LTCE NZRO pop return adr; slow down following RSB
2941

```

```

2943 *****
2944 *
2945 * MMAP -- Initialize the MODULE MAP (see #LTOP).
2946 * Entered from #CLDE or #PON with a bit set in RB
2947 * for every IOA that exists on the CSB, i.e., bit 1
2948 * set for IOA1, bit2 for IOA2, etc.
2949 *
2950 * If module exists then its module# is stored into the
2951 * module map (MMAP) and a message is sent to that IOA
2952 * to enable its CSRQ and IRQ masks, else a -1 is stored
2953 * at this module's position in MMAP.
2954 *
2955 * RB should be set up by the DCU on LOAD, PON.
2956 *
2957 *****
2958 *
2959 02E1 MMAP 0008 ADDL SP4A 1000 ADDL SP3B
2960 *
2961 *
2962 02E2 0020 ADDL RF 00D0 ADDL CTR
2963 02E3 MAP1 ADD BKS5 SRF
2964 02E4 CAD REGN RB RB JSB MAP2 RB POS
2965 *
2966 *
2967 02E5 SP4A ADD REGN 5400 ADDL RG
2968 *
2969 *
2970 *
2971 *
2972 02E6 SP4A ADD XR9 JSL IOMS UNC
2973 02E7 MAP2 0008 SP4A ADDL SP4A CTR CRF
2974 *
2975 *
2976 02E8 RF CTRS INC SP4A JSBS MAP1 NZRO
2977 *
2978 02E9 D180 ADDL SPOA ADD POPR NZRO
2979 *
2980 *
2981 02EA ADD RSB

```

COMMENT

```

SP4A := starting module #;
SP3B := !1000 (write IMBI reg 0)
RF := max module#; CTR := REGN# for XRA80
BKS5 := 0; set RFLAG
STORE -1 INTO MMAP FOR THIS MODULE
:RB:=RB*2, JUMP IF MODULE DOES NOT EXIST
If module exists then store module# in
module map; RG := enable masks command
XR9 := module #: Go enable CSRQ & IRQ masks
Inc module #: Inc REGN#, clear RFLAG
Do next module if last one not max (2324)
SPOA := param &lsr(1) (for #PON);
Pop return adr, slow down RSB; (2324)
XR12=4000 CONST,RET TO PON OR CLDE (2324)

```

BFD Bootstrap Module

10/ 2/86 9:26 AM

C.S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
2984																*****	
2985																*	
2986																* BFD Cold Load Bootstrap Module	
2987																*	
2988																*****	
2989																*	
2990	02EB	CBFD	0600	0000	0200	0000										CON	SEND OUT DEVICE IDENTIFY; WAIT <2511>
2992	02EC		0503	0000	0000	003C										CON	ISSUE DSJ
2994	02ED		FFF6	003C	0405	0009										CON	SET MASK
2996	02EE		0009	8000	033F	0200										CON	ISSUE STATUS MASK; WAIT
2998	02EF		0000	0502	0000	0000										CON	ISSUE DSJ
3000	02F0		0030	FFEA	0405	0000										CON	SEND WRITE
3002	02F1		0000	C000	0343	0200										CON	WRITE LENGTH/DISC ADDRESS; WAIT
3004	02F2		0000	030E	0100	0000										CON	ISSUE DATA READ
3006	02F3		0000	0358	0200	0000										CON	READ IN CHANNEL PROGRAM; WAIT
3008	02F4		0503	0000	0000	001C										CON	ISSUE DSJ
3010	02F5		001C	001C	0180	0000										CON	INT/HALT (NORMAL)
3012	02F6		3E00	0000	0000	0008										CON	FILE MASK CMD
3014	02F7		7411	0000	0000	0003										CON	MASK OFF INFORM. ERRORS; SECTOR ADDRESS CMD
3016	02F8		1800	0001	0000	0000										CON	LENGTH COMMAND; READ STATUS COMMAND (2330)
3018	02F9	SBFD	0405	0001	0000	C000										CON	SEND STATUS REQUEST CMD
3020	02FA		034A	0200	0000	030E										CON	WAIT
3022	02FB		0014	0000	0400	0367										CON	READ STATUS
3024	02FC		0180	0003	0000	0000										CON	INT/HALT (ABNORMAL)
3026	02FD	CLCT	XR15	JSB	DMP1		EVEN	0334	ADDL	BKX7						CON	BRANCH BACK IF DUMP; SET ADDRESS TO %1464
3028	02FE		XR1	ADD			WRX3	0E40	ADDL	BKX7						CON	WRITE TO SECTOR ADDRESS OF CP; UBB := %7100
3030	02FF		XR7	ADD			DATA		BKX7	ADD			WRX3			CON	WRITE LOAD SECTOR ADDRESS; SET WRITE
3032	0300			ADD					BKX7	ADD			DATA			CON	LOOP BACK
3034	0301			ADD					JSL	DMP1						CON	UNC





```

3086 *
3087 *
3088 *                    Multiple-IMB SET MASK Instruction (SMSK)                    *
3089 *
3090 *                    This instruction will take 4 words from the TOS and send                    *
3091 *                    them to IOA's 1 thru 4 (IMB's 0-3) along with the set                    *
3092 *                    mask IMB command, and also write them to absolute                    *
3093 *                    locations 01A - 01D (hex). For any IOAs not present,                    *
3094 *                    its mask is NOT sent and its word in mask locations is                    *
3095 *                    ZEROED.                    *
3096 *
3097 *                    This algorithm utilizes the MODULE MAP in XRA80-83, set 1                    *
3098 *                    to determine the existence of each IOA. ( See #LTOP )                    *
3099 *
3100 *                    Entered from #SCLK with SR=1, BKX3=0, priv mode checked.                    *
3101 *
3102 *
3103 *
3104 *                    Adjust TOS so SR is >=4; go BUSY.                    *
3105 *
3106 0308 SMSK 0C02    ADDL                    OODO                    ADDL                    SP1B                    UBA := GO BUSY command; SP1B := REGN# for
3107 *                    module map (XRA80)
3108 *
3109 0309                    0003    ADDL                    XRO                    UBA    REP                    XR1    BUSC 04                    XRA0 := SR ADJUST-1
3110 *                    :SEND CMD TO GO BUSY ;XRBI:=BUSY CMD
3111 030A                    0090    ADDL                                       OPB    ADD                                       DCTR    CTR0                    UBA :=SMSK CMD (SWAPPED); WAIT HERE TO GO BUSY
3112 030B                                       JSZ    IRDN                    MSGI                    UBA    ADD                    SWAB    SP3B                    DCTR    CTR0                    HANDLE ANY PENDING MSGI; SKIP IF SR>2.
3113 *                    SP3B:=9000 (SMSK COMMAND)
3114 *                    SPOA:=4 (LOOPCOUNT);PULL 2 IF SR WAS 1 OR 2
3115 030C                    XRO    INC                    SPOA                    JSZ    PUL2                    UNC                    SPOA:=4 (LOOPCOUNT);PULL 2 IF SR WAS 1 OR 2
3116 *                    PULL 1 IF SR=3; SP2B:=ABS ADR FOR MASKS
3117 030D                    SR    XRO    JSZS    PULM                    ZERO    001A                    SP1B    ADD                    SP2B                    Empty RG if SR = 7; CTR := module map REGN#
3118 030E                    JSZ    PSHM                    SR7                    CTR                    *
3119 *                    inner loop: if IOA exists send mask and write to memory
3120 *                    else write 0 to memory.
3121 *
3122 030F SMK1 SPOA                    CAD                    SPOA                    ADD                    LLZ    BKH5    SRF                    DEC LPCNT;RFLAG:=1 TO READ MODULE MAP
3123 0310                    UBA    JSZ    DIM2                    NEG                    XR1    ADD                    LLZ    RH                    CRF                    IF LPCNT<0 THEN ALL DONE EXIT THRU #DIM2;
3124 *                    RFLG:=0 TO STORE INTO XRA9;SET0,RH:=GOUNBSY
3125 0311                    REGN    ADD                    XR9    HBF2                    ADD                                       ICTR                    XRA9:=PHYSICAL MOD#, IF NXM THEN FZ=1
3126 *                    :INC INDEX INTO MODULE MAP
3127 0312                    ADD                    CCA                    SP2B    INC                    SP2B                    Set CCE for successful completion; SP2B :=
3128 *                    mem adr at which to store next mask
3129 0313                    SP2B    ADD                    WRX3    RA                    RA                    XSUB                    POP                    YRGA:=ABS MEM ADR FOR THIS IOA'S MASK
3130 *                    IF NXM THEN UBB:=0 ELSE UBB:=MASK
3131 0314                    UBB    ADD                    DATA                    UBB    JSL    IOMS    RG                    NF2                    WRITE 0 OR MASK;RG:=MASK;SEND IF IOA EXISTS
3132 0315                    JSB    SMK1                    SF1                    ADD                                       *                    Loop back and do next IOA, set F1 for #DIM2
3133 *

```

READ MASK INSTRUCTION

C S	***** ALU A *****	***** ALU B *****								
ADDR	LABL RREG SREG FUNC SFNC STOR SPSK	RREG SREG FUNC SFNC STOR SPEC SKIP	COMMENT							
3146	*****									
3147	*									*
3148	*	Multiple-IMB READ MASK Instruction (RMSK)								*
3149	*									*
3150	*	Pushs absolute locations !01A thru !01D onto TOS.								*
3151	*									*
3152	*	Empties TOS to 3, reads !01A-01D into RE,RF,RG,RH and								*
3153	*	does 4 EPSHs. (TOS adjusted to 3 because we will lose								*
3154	*	RD when the pushes are actually done )								*
3155	*									*
3156	*	Entered from #RCLK with SR <= 6, BXX3 = 0.								*
3157	*									*
3158	*****									
3159	*									*
3160	0316	RMSK 0019	ADDL	SP4A	0004	ADDL	SP3B			SP4A:=1ST MASK LOC -1; SP3B:=LOOPCOUNTER
3162	0317	SR	UBB JSZS ETO3	POS	0004	UBB ADD	CTR			IF SR-4)*0 THEN EMPTY TOS TO 3;CTR:=RE REGN#
3164	0318		UBB INC	SP4A ROB3	SP3B JSZ	NEXT	ZERO			READ MASK, SP4A:=NEXT MASK ADDR; NEXT IF DONE
3166	0319		ADD		SP3B CAD		SP3B EPSH			;DEC LOOPCOUNT, EPSH STACK
3168	031A		JSB *-2	UNC	OPB ADD		REGN ICTR			LOOP BACK; STORE MASK TO TOS; INC CTR

```

3171 *****
3172 *
3173 *           HALT AND PAUSE INSTRUCTIONS
3174 *
3175 *           This module will perform a HALT or PAUSE of the
3176 *           CPU until an interrupt has occurred.
3177 *
3178 *           1) IF PAUS THEN SET PAUSE BIT IN CPX2.
3179 *           2) IF HALT THEN SET RUN BIT OFF IN CPX2.
3180 *           3) EMPTY TOS REGISTERS TO MEMORY.
3181 *           4) WAIT FOR INTERRUPT TO OCCUR.
3182 *
3183 *****
3184 *
3185 * $LUT INSTR=HALT:0 011 000 011 11, ENTRY=HALT
3186 *
3187 031B STOP JSB *+3   UNC 0E00   ADDL   RH
3188 031C HALT DE00   ADDL   RH           UNC      Skip priv test; UBB := clear RUNFF
3189 *                                     RH := clear RUNFF mask; Skip
3190 *
3191 * $LUT INSTR=PAUS:0 011 000 000 01, ENTRY=PAUS
3192 *
3193 *
3194 031D PAUS   STA JSZ TRP6   POS 6000   ADDL   RH      Trap if non-priv; RH := set PAUSEFF mask
3195 031E      JSZ PSHA   SRNZ      ADD      Empty TOS if SR (<) zero
3196 031F      JSZ TIME   UNC 00A4   ADDL   SP2B   JSB to measurement code; SP2B := normal
3197 *                                     execution accumulator code
3198 *                                     ; Set PAUSEFF or clear RUNFF, repeat next
3199 *                                     line until an interrupt occurs
3200 *
3201 0320      ADD      RH REPC      CCPX      Resume when an interrupt occurs
3202 *
3203 *
3204 0321      ADD      UNC TEST      ADD      JSB to measurement code; SP2B = PAUSE code
3205 0322      JSZ TIME   UNC 00A3   ADDL   SP2B   Service interrupt; Clear PAUSEFF
3206 *
3207 0323      JSZ IRH    UNC      UBB  ADD      CCPX

```

```

          Run Mode Interrupt Handler
          ***** ALU A ***** ***** ALU B *****
C S.      ADDR  LABEL RREG SREG FUNC SFNC STOR SPSK  RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
3211      *
3212      *
3213      *           Run Mode Interrupt Module
3214      *
3215      *           This module will handle the following interrupts
3216      *           if they occur while in run mode:
3217      *
3218      *                   CPX1(4)  - Run/Halt Switch Interrupt
3219      *                   CPX1(8)  - DCU Command Interrupt
3220      *                   CPX1(11) - Memory Breakpoint Interrupt
3221      *
3222      *           Entered with SP4A = CPX1 &csl(1)
3223      *
3224      *
3225      *
3226      *
3227      *
3228      *
3229      0324  RMIT 1000 STA  ANDL      SPOA      0100 SP4A ANDL      Isolate right stackop bit
3230      *
3231      *
3232      0325      0020 SP4A ANDL      UBB  JSL  DCMD      NZRO      UBB := DCU interrupt flag
3233      *
3234      0326      0800      ADDL      UBA  JSL  BKPT      NZRO      UBA := memory breakpoint interrupt;
3235      *
3236      *
3237      0327      JSB  STOP      UNC      UBA  ADD      CCPX      UBA := mask to clear R/HSWINT; Handle
3238      *
3239      *
3240      *
3241      *
3242      *
3243      *
3244      *
3245      *
3246      *
3247      *
3248      *
3249      *
3250      *
3251      *
3252      *
3253      *
3254      *
3255      *
3256      *
3257      *
3258      *
3259      *
3260      *
3261      *
3262      *
3263      *
3264      *
3265      *
3266      *
3267      *
3268      *
3269      *
3270      *
3271      *
3272      *
3273      *
3274      *
3275      *
3276      *
3277      *
3278      *
3279      *
3280      *
3281      *
3282      *
3283      *
3284      *
3285      *
3286      *
3287      *
3288      *
3289      *
3290      *
3291      *
3292      *
3293      *
3294      *
3295      *
3296      *
3297      *
3298      *
3299      *
3300      *
3301      *
3302      *
3303      *
3304      *
3305      *
3306      *
3307      *
3308      *
3309      *
3310      *
3311      *
3312      *
3313      *
3314      *
3315      *
3316      *
3317      *
3318      *
3319      *
3320      *
3321      *
3322      *
3323      *
3324      *
3325      *
3326      *
3327      *
3328      *
3329      *
3330      *
3331      *
3332      *
3333      *
3334      *
3335      *
3336      *
3337      *
3338      *
3339      *
3340      *
3341      *
3342      *
3343      *
3344      *
3345      *
3346      *
3347      *
3348      *
3349      *
3350      *
3351      *
3352      *
3353      *
3354      *
3355      *
3356      *
3357      *
3358      *
3359      *
3360      *
3361      *
3362      *
3363      *
3364      *
3365      *
3366      *
3367      *
3368      *
3369      *
3370      *
3371      *
3372      *
3373      *
3374      *
3375      *
3376      *
3377      *
3378      *
3379      *
3380      *
3381      *
3382      *
3383      *
3384      *
3385      *
3386      *
3387      *
3388      *
3389      *
3390      *
3391      *
3392      *
3393      *
3394      *
3395      *
3396      *
3397      *
3398      *
3399      *
3400      *
3401      *
3402      *
3403      *
3404      *
3405      *
3406      *
3407      *
3408      *
3409      *
3410      *
3411      *
3412      *
3413      *
3414      *
3415      *
3416      *
3417      *
3418      *
3419      *
3420      *
3421      *
3422      *
3423      *
3424      *
3425      *
3426      *
3427      *
3428      *
3429      *
3430      *
3431      *
3432      *
3433      *
3434      *
3435      *
3436      *
3437      *
3438      *
3439      *
3440      *
3441      *
3442      *
3443      *
3444      *
3445      *
3446      *
3447      *
3448      *
3449      *
3450      *
3451      *
3452      *
3453      *
3454      *
3455      *
3456      *
3457      *
3458      *
3459      *
3460      *
3461      *
3462      *
3463      *
3464      *
3465      *
3466      *
3467      *
3468      *
3469      *
3470      *
3471      *
3472      *
3473      *
3474      *
3475      *
3476      *
3477      *
3478      *
3479      *
3480      *
3481      *
3482      *
3483      *
3484      *
3485      *
3486      *
3487      *
3488      *
3489      *
3490      *
3491      *
3492      *
3493      *
3494      *
3495      *
3496      *
3497      *
3498      *
3499      *
3500      *
3501      *
3502      *
3503      *
3504      *
3505      *
3506      *
3507      *
3508      *
3509      *
3510      *
3511      *
3512      *
3513      *
3514      *
3515      *
3516      *
3517      *
3518      *
3519      *
3520      *
3521      *
3522      *
3523      *
3524      *
3525      *
3526      *
3527      *
3528      *
3529      *
3530      *
3531      *
3532      *
3533      *
3534      *
3535      *
3536      *
3537      *
3538      *
3539      *
3540      *
3541      *
3542      *
3543      *
3544      *
3545      *
3546      *
3547      *
3548      *
3549      *
3550      *
3551      *
3552      *
3553      *
3554      *
3555      *
3556      *
3557      *
3558      *
3559      *
3560      *
3561      *
3562      *
3563      *
3564      *
3565      *
3566      *
3567      *
3568      *
3569      *
3570      *
3571      *
3572      *
3573      *
3574      *
3575      *
3576      *
3577      *
3578      *
3579      *
3580      *
3581      *
3582      *
3583      *
3584      *
3585      *
3586      *
3587      *
3588      *
3589      *
3590      *
3591      *
3592      *
3593      *
3594      *
3595      *
3596      *
3597      *
3598      *
3599      *
3600      *
3601      *
3602      *
3603      *
3604      *
3605      *
3606      *
3607      *
3608      *
3609      *
3610      *
3611      *
3612      *
3613      *
3614      *
3615      *
3616      *
3617      *
3618      *
3619      *
3620      *
3621      *
3622      *
3623      *
3624      *
3625      *
3626      *
3627      *
3628      *
3629      *
3630      *
3631      *
3632      *
3633      *
3634      *
3635      *
3636      *
3637      *
3638      *
3639      *
3640      *
3641      *
3642      *
3643      *
3644      *
3645      *
3646      *
3647      *
3648      *
3649      *
3650      *
3651      *
3652      *
3653      *
3654      *
3655      *
3656      *
3657      *
3658      *
3659      *
3660      *
3661      *
3662      *
3663      *
3664      *
3665      *
3666      *
3667      *
3668      *
3669      *
3670      *
3671      *
3672      *
3673      *
3674      *
3675      *
3676      *
3677      *
3678      *
3679      *
3680      *
3681      *
3682      *
3683      *
3684      *
3685      *
3686      *
3687      *
3688      *
3689      *
3690      *
3691      *
3692      *
3693      *
3694      *
3695      *
3696      *
3697      *
3698      *
3699      *
3700      *
3701      *
3702      *
3703      *
3704      *
3705      *
3706      *
3707      *
3708      *
3709      *
3710      *
3711      *
3712      *
3713      *
3714      *
3715      *
3716      *
3717      *
3718      *
3719      *
3720      *
3721      *
3722      *
3723      *
3724      *
3725      *
3726      *
3727      *
3728      *
3729      *
3730      *
3731      *
3732      *
3733      *
3734      *
3735      *
3736      *
3737      *
3738      *
3739      *
3740      *
3741      *
3742      *
3743      *
3744      *
3745      *
3746      *
3747      *
3748      *
3749      *
3750      *
3751      *
3752      *
3753      *
3754      *
3755      *
3756      *
3757      *
3758      *
3759      *
3760      *
3761      *
3762      *
3763      *
3764      *
3765      *
3766      *
3767      *
3768      *
3769      *
3770      *
3771      *
3772      *
3773      *
3774      *
3775      *
3776      *
3777      *
3778      *
3779      *
3780      *
3781      *
3782      *
3783      *
3784      *
3785      *
3786      *
3787      *
3788      *
3789      *
3790      *
3791      *
3792      *
3793      *
3794      *
3795      *
3796      *
3797      *
3798      *
3799      *
3800      *
3801      *
3802      *
3803      *
3804      *
3805      *
3806      *
3807      *
3808      *
3809      *
3810      *
3811      *
3812      *
3813      *
3814      *
3815      *
3816      *
3817      *
3818      *
3819      *
3820      *
3821      *
3822      *
3823      *
3824      *
3825      *
3826      *
3827      *
3828      *
3829      *
3830      *
3831      *
3832      *
3833      *
3834      *
3835      *
3836      *
3837      *
3838      *
3839      *
3840      *
3841      *
3842      *
3843      *
3844      *
3845      *
3846      *
3847      *
3848      *
3849      *
3850      *
3851      *
3852      *
3853      *
3854      *
3855      *
3856      *
3857      *
3858      *
3859      *
3860      *
3861      *
3862      *
3863      *
3864      *
3865      *
3866      *
3867      *
3868      *
3869      *
3870      *
3871      *
3872      *
3873      *
3874      *
3875      *
3876      *
3877      *
3878      *
3879      *
3880      *
3881      *
3882      *
3883      *
3884      *
3885      *
3886      *
3887      *
3888      *
3889      *
3890      *
3891      *
3892      *
3893      *
3894      *
3895      *
3896      *
3897      *
3898      *
3899      *
3900      *
3901      *
3902      *
3903      *
3904      *
3905      *
3906      *
3907      *
3908      *
3909      *
3910      *
3911      *
3912      *
3913      *
3914      *
3915      *
3916      *
3917      *
3918      *
3919      *
3920      *
3921      *
3922      *
3923      *
3924      *
3925      *
3926      *
3927      *
3928      *
3929      *
3930      *
3931      *
3932      *
3933      *
3934      *
3935      *
3936      *
3937      *
3938      *
3939      *
3940      *
3941      *
3942      *
3943      *
3944      *
3945      *
3946      *
3947      *
3948      *
3949      *
3950      *
3951      *
3952      *
3953      *
3954      *
3955      *
3956      *
3957      *
3958      *
3959      *
3960      *
3961      *
3962      *
3963      *
3964      *
3965      *
3966      *
3967      *
3968      *
3969      *
3970      *
3971      *
3972      *
3973      *
3974      *
3975      *
3976      *
3977      *
3978      *
3979      *
3980      *
3981      *
3982      *
3983      *
3984      *
3985      *
3986      *
3987      *
3988      *
3989      *
3990      *
3991      *
3992      *
3993      *
3994      *
3995      *
3996      *
3997      *
3998      *
3999      *
4000      *

```

C S. LOAD Instruction  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

3238 *****
3239 * In the following memory reference instructions, prior to *
3240 * setting the target fetch flip flop. (STFF) READs using bank *
3241 * register BNKD in ALUA are switched to use BNKS for Q or S *
3242 * relative addressing *
3243 *****
3244 *
3245 *****
3246 * LOAD: DB, Q and S relative *
3247 *****
3248 *
3249 SLUT INSTR=LOAD(DB+):0 100 001 0xx xx, DSPL=8, DB, ENTRY=LWD
3250 SLUT INSTR=LOAD(DB+):0 100 101 0xx xx, DSPL=8, DB, X, ENTRY=LWD
3251 SLUT INSTR=LOAD(Q+):0 100 001 10x xx, DSPL=7, Q, ENTRY=LWD
3252 SLUT INSTR=LOAD(Q+):0 100 101 10x xx, DSPL=7, Q, X, ENTRY=LWD
3253 SLUT INSTR=LOAD(Q-):0 100 001 110 xx, DSPL=6, Q, F2, ENTRY=LWD
3254 SLUT INSTR=LOAD(Q-):0 100 101 110 xx, DSPL=6, Q, F2, X, ENTRY=LWD
3255 SLUT INSTR=LOAD(S-):0 100 001 111 xx, DSPL=6, SM, F2, ENTRY=LWS
3256 SLUT INSTR=LOAD(S-):0 100 101 111 xx, DSPL=6, SM, F2, X, ENTRY=LWS
3257 *
3258 0328 LWS SR UBA ADD UBA:=SR + (SM + XC);
3260 0329 LWD UBA DSPL ADSB RH ROD SR SM ADD JSB LPSH SP3B SR7 RH:=UBA:=(BASE + XC) +/- DSPL, READ
3262 SP3B:=UBB:=S, JSZ IF SR=6
3263 032A LWD1 UBA SM CAD EPSH UBB UBA BNDE CTR TICB ; BOUNDS CHECK S>=ADDR, CTR:=S-ADDR
3265 SKIP NEXT IF ADDR>SM AND S>=ADDR AND
3266 NOT (FSS AND (DB REL ADDR OR TFF))
3267 032B OPA ADD RH CCA RH DL BNDE NEXT RH:=OPERAND, CCA: BOUNDS CHECK ADDR, NEXT
3269 032C REGN ADD RH CCA RH DL BNDE NEXT RH:=WORD IN TOS, CCA: BOUNDS CHECK, NEXT
3271 *
3272 * *****
3273 * LOAD: Indirect DB, Q and S relative *
3274 * *****
3275 *
3276 SLUT INSTR=LOAD(DB+):0 100 011 0XX XX, DSPL=8, DB, INDR, ENTRY=LWID
3277 SLUT INSTR=LOAD(DB+):0 100 111 0XX XX, DSPL=8, DB, X, INDR, ENTRY=LWID
3278 SLUT INSTR=LOAD(Q+):0 100 011 10X XX, DSPL=7, Q, INDR, ENTRY=LWID
3279 SLUT INSTR=LOAD(Q+):0 100 111 10X XX, DSPL=7, Q, X, INDR, ENTRY=LWID
3280 SLUT INSTR=LOAD(Q-):0 100 011 110 XX, DSPL=6, Q, INDR, F2, ENTRY=LWID
3281 SLUT INSTR=LOAD(Q-):0 100 111 110 XX, DSPL=6, Q, X, INDR, F2, ENTRY=LWID
3282 SLUT INSTR=LOAD(S-):0 100 011 111 XX, DSPL=6, SM, INDR, F2, ENTRY=LWIS
3283 SLUT INSTR=LOAD(S-):0 100 111 111 XX, DSPL=6, SM, X, INDR, F2, ENTRY=LWIS
3284 *
3285 032D LWIS SR SM ADD UBA:=SR + SM;
3287 032E LWID UBA DSPL ADSB RH ROD SR SM ADD JSB LPSH SP3B SR7 RH:=UBA=BASE +/- DSPL, READ;
3289 SP3B:=UBB:=(SR + SM) JSZ IF SR=6
3290 032F UBA SM CAD UBB UBA BNDE CTR TICB ; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND
3292 S>=ADDR AND NOT (FSS AND DB REL ADDR)
3293 THEN (S-ADDR) ELSE CODE FOR OPERAND
3294 0330 XC DB ADD UBA:=XC + DB; BOUNDS CHECK ADDR>=DL, STFF
3296 0331 UBA REGN ADD RH ROD SP3B DL BNDE JSB LWID1 UNC RH:=UBA:=TARGET ADDR, READ; UBA:=S, JSB

```

C S.	LOAD Instruction	ALU A	ALU B	COMMENT
ADDR	RREG SREG FUNC SFNC STOR SPSK	RREG SREG FUNC SFNC STOR SPEC SKIP		
3299	*****			
3300	* LOAD, P relative *			
3301	*****			
3302	*			
3303	\$LUT INSTR=LOAD(P+):0 100 000 OXX XX,DSPL=8,P,ENTRY=LWP			
3304	\$LUT INSTR=LOAD(P+):0 100 100 OXX XX,DSPL=8,X,P,ENTRY=LWP			
3305	\$LUT INSTR=LOAD(P-):0 100 000 IXX XX,DSPL=8,P,F2,ENTRY=LWP			
3306	\$LUT INSTR=LOAD(P-):0 100 100 IXX XX,DSPL=8,X,F2,P,ENTRY=LWP			
3307	*****			
3308	0332 LWP UBA DSPL ADSB RH ROP JSZ PSHM SR7			RH:=UBA:=(P + XC) +/- DSPL, READ; JSZ IF SR=6
3310	*****			
3311	0333 LWP1 UBA PB BNDE EPSH PL UBA BNDE			BOUNDS CHECK ADDR >= PB, EPSH; BOUNDS CHECK PL >= ADDR
3313	*****			
3314	0334 LWP2 OPA ADD RH CCA ADD NEXT			RH:=OPERAND, CCA; NEXT
3316	*****			
3317	* LOAD: Indirect P relative *			
3318	*****			
3319	*			
3320	*****			
3321	\$LUT INSTR=LOAD(P+):0 100 010 OXX XX,DSPL=8,INDR,P,ENTRY=LWIP			
3322	\$LUT INSTR=LOAD(P+):0 100 110 OXX XX,DSPL=8,X,INDR,P,ENTRY=LWIP			
3323	\$LUT INSTR=LOAD(P-):0 100 010 IXX XX,DSPL=8,INDR,F2,P,ENTRY=LWIP			
3324	\$LUT INSTR=LOAD(P-):0 100 110 IXX XX,DSPL=8,X,INDR,F2,P,ENTRY=LWIP			
3325	*****			
3326	0335 LWIP UBA DSPL ADSB RH ROP JSZ PSHM SR7			RH:=UBA:=P +/- DSPL, READ; JSZ IF SR=6
3328	0336 XC UBA ADD UBA PB BNDE			UBA:=XC + INDIRECT CELL ADDR; BOUNDS CHECK INDIRECT CELL ADDR >= PB
3330	*****			
3331	0337 UBA OPA JSB LWP1 ROP PL RH BNDE			READ XC + CELL ADDR + CELL CONTENTS, JSB; BOUNDS CHECK PL >= INDIRECT CELL ADDR
3333	*****			

LOAD X INSTRUCTION

C. S	ALU A	ALU B											COMMENT			
ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP		
3335	*****															
3336	* LDX; DB, Q, and S relative *															
3337	*****															
3338	*															
3339		\$LUT	INSTR=LDX(DB+)	:1	011	001	OXX	XX	DSPL=8	DB	ENTRY=LXD					
3340		\$LUT	INSTR=LDX(DB+)	:1	011	101	OXX	XX	DSPL=8	DB	X	ENTRY=LXD				
3341		\$LUT	INSTR=LDX(Q+)	:1	011	001	10X	XX	DSPL=7	Q	ENTRY=LXD					
3342		\$LUT	INSTR=LDX(Q+)	:1	011	101	10X	XX	DSPL=7	Q	X	ENTRY=LXD				
3343		\$LUT	INSTR=LDX(Q-)	:1	011	001	110	XX	DSPL=6	Q	F2	ENTRY=LXD				
3344		\$LUT	INSTR=LDX(Q-)	:1	011	101	110	XX	DSPL=6	Q	F2	X	ENTRY=LXD			
3345		\$LUT	INSTR=LDX(S-)	:1	011	001	111	XX	DSPL=6	SM	F2	ENTRY=LXS				
3346		\$LUT	INSTR=LDX(S-)	:1	011	101	111	XX	DSPL=6	SM	F2	X	ENTRY=LXS			
3347		*														
0338	LXS	SR	UBA	ADD								ADD			UBA:=SR + (SM + XC);	
0339	LXD	UBA	DSPL	ADSB	RH	ROD	SR	SM	ADD		SP3B				RH:=UBA:=(BASE + XC) +/- DSPL, READ	
3352															SP3B:=UBB:=S	
033A	LXD1	UBA	SM	JSBC	++1		MEDJ	UBB	UBA	BNDE	CTR	TICB			MEDIUM JSB TO WAIT ONE CLOCK;	
3355															BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND	
3356															S>=ADDR AND NOT (FSS AND (DB REL ADDR OR	
3357															TFF)) THEN (S-ADDR) ELSE CODE FOR OPERAND	
033B		REGN	ADD		X	CCA	RH	DL	BNDE						X:=OPERAND, CCA; BOUNDS CHECK ADDR	
033C			ADD						ADD		NEXT				; NEXT AFTER WAITING ONE CLOCK	
3362		*														
3363	*****															
3364	* LDX; Indirect DB, Q, and S relative *															
3365	*****															
3366	*															
3367		\$LUT	INSTR=LDX(DB+)	:1	011	011	OXX	XX	DSPL=8	DB	INDR	ENTRY=LXID				
3368		\$LUT	INSTR=LDX(DB+)	:1	011	111	OXX	XX	DSPL=8	DB	X	INDR	ENTRY=LXID			
3369		\$LUT	INSTR=LDX(Q+)	:1	011	011	10X	XX	DSPL=7	Q	INDR	ENTRY=LXID				
3370		\$LUT	INSTR=LDX(Q+)	:1	011	111	10X	XX	DSPL=7	Q	X	INDR	ENTRY=LXID			
3371		\$LUT	INSTR=LDX(Q-)	:1	011	011	110	XX	DSPL=6	Q	INDR	F2	ENTRY=LXID			
3372		\$LUT	INSTR=LDX(Q-)	:1	011	111	110	XX	DSPL=6	Q	X	INDR	F2	ENTRY=LXID		
3373		\$LUT	INSTR=LDX(S-)	:1	011	011	111	XX	DSPL=6	SM	INDR	F2	ENTRY=LXIS			
3374		\$LUT	INSTR=LDX(S-)	:1	011	111	111	XX	DSPL=6	SM	X	INDR	F2	ENTRY=LXIS		
3375		*														
033D	LXIS	SR	SM	ADD								ADD			UBA:=SR + SM;	
033E	LXID	UBA	DSPL	ADSB	RH	ROD	SR	SM	ADD		SP3B				RH:=UBA:=BASE +/- DSPL, READ;	
3380															SP3B:=UBB:=(SR + SM)	
033F		UBA	SM	CAD				UBB	UBA	BNDE	CTR	TICB			; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND	
3383															S>=ADDR AND NOT (FSS AND DB REL ADDR)	
3384															THEN (S-ADDR) ELSE CODE FOR OPERAND	
0340		XC	DB	ADD			RH	DL	BNDE						UBA:=XC + DB; BOUNDS CHECK ADDR>DL, STFF	
0341		UBA	REGN	ADD		RH	ROD	SP3B	JSB	LXD1		STFF			RH:=UBA:=TARGET ADDR, READ; UBA:=S, JSB	
3387											UNC					







LOAD DOUBLE P-rel Instructions

C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
3494																
3495																
3496																
3497																
3498																
3499																
3500																
3501	0356	LDP	UBA	DSPL	ADSB		RH	ROP		JSZ	PSM2					RH:=UBA:=P +/- DSPL, READ: JSZ IF SR>5
3503	0357	LDP1	UBA	PB	BNDE			EPSH	UBA	INC		RH	ROP			BOUNDS CHECK ADDR >= PB EPSH
3505																
3506	0358			OPA	ADD		RH	CCA	PL	UBB	BNDE					RH:=UBB+SECOND WORD ADDR, READ
3508																
3509	0359		RH	PB	BNDE					OPB	ADD		RG	DCC	NEXT	RH:=FIRST WORD, CCA, BOUNDS CHECK PL >= SECOND ADDR, EPSH
3511																

RH:=UBA:=P +/- DSPL, READ: JSZ IF SR>5  
BOUNDS CHECK ADDR >= PB EPSH  
RH:=UBB+SECOND WORD ADDR, READ  
RH:=FIRST WORD, CCA,  
BOUNDS CHECK PL >= SECOND ADDR, EPSH  
BOUNDS CHECK SECOND ADDR > PB;  
RG:=SECOND WORD, DCC, NEXT

C S LOAD BYTE INSTRUCTION  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

3513  
3514  
3515  
3516  
3517  
3518  
3519  
3520  
3521  
3522  
3523  
3524  
3525  
3526  
3527  
3528  
3529  
3530  
3531  
3532  
3533  
3534  
3535  
3536  
3537  
3538  
3539  
3540  
3541  
3542  
3543  
3544  
3545  
3546  
3547  
3548  
3549  
3550  
3551  
3552  
3553  
3554  
3555  
3556  
3557  
3558  
3559  
3560  
3561  
3562  
3563  
3564  
3565  
3566  
3567  
3568  
3569  
3570  
3571  
3572  
3573  
3574  
3575  
3576  
3577  
3578

```

*****
* LDB: DB, Q, and S relative
*****
$LUT INSTR=LDB(DB+):1 101 000 0XX XX,DSPL=8,DB,ENTRY=LBD
$LUT INSTR=LDB(DB+):1 101 100 0XX XX,DSPL=8,DB,XSR,ENTRY=LBD
$LUT INSTR=LDB(Q+):1 101 000 10X XX,DSPL=7,Q,ENTRY=LBD
$LUT INSTR=LDB(Q+):1 101 100 10X XX,DSPL=7,Q,XSR,ENTRY=LBD
$LUT INSTR=LDB(Q-):1 101 000 110 XX,DSPL=6,Q,F2,ENTRY=LBD
$LUT INSTR=LDB(Q-):1 101 100 110 XX,DSPL=6,Q,F2,XSR,ENTRY=LBD
$LUT INSTR=LDB(S-):1 101 000 111 XX,DSPL=6,SM,F2,ENTRY=LBS
$LUT INSTR=LDB(S-):1 101 100 111 XX,DSPL=6,SM,F2,XSR,ENTRY=LBS
*****
035A LBS SR UBA ADD SR ADD
035B LBO UBA DSPL ADSB RH ROBS SR SM JSB LBPH SP3B SR7
035C UBA SM CAD UBB UBA SUB CTR TICB CRRY
035D RH DL JSBS LB32 NCRY JSB LB32 UNC
035E XC ADD ODD REGN ADD LRZ EPSH
035F ADD NEXT UBB ADD RH CCB
0360 ADD NEXT REGN ADD RRZ RH CCB
0361 LBD UBA DSPL ADSB RH ROBD SR SM JSB LBPH SP3B SR7
0362 DB ADD SPOA UBA DL SUB TICB NCRY
0363 RH SM JSBC LBD1 FSS SP3B RH SUB CTR TICB CRRY
0364 SPOA DL SUB Z DB JSBS LB32 TICB
0365 LBD1 XC ADD ODD REGN ADD LRZ EPSH
0366 LBDL ADD NEXT UBB ADD RH CCB
0367 LDRD ADD NEXT REGN ADD RRZ RH CCB
0368 LB22 ADD 8000 RH ADDL
0369 UBB ADD RH ROBD DL BNDE TICB
036A UBA SM CAD SP3B UBA BNDE CTR TICB RSB

```

```

COMMENT
UBA:=SR + (SM + XC)
RH:=UBA:=(BASE + XC) +/- DSPL, READ INTO B;
SP3B:=UBB:=SR + SM, JSB IF SR = 7
; CTR:=IF ADDR>SM AND S>=ADDR THEN
[S-ADDR] ELSE CODE FOR OPERAND,
SKIP IF S >= ADDR
JSB IF NOT (ADDR >= DL);
JSB IF NOT (S >= ADDR)
SKIP NEXT IF RIGHT BYTE;
UBB =LEFT BYTE, EPSH
NEXT IF LEFT BYTE; NEW (S):=LEFT BYTE, CCB
NEXT: NEW (S):=RIGHT BYTE, CCB
RH:=UBA:=(BASE + XC) +/- DSPL, READ INTO B;
SP3B:=UBB:=S, JSB IF SR = 7
SPOA:=DB;
SKIP IF NOT (ADDR >= DL), TICB CAUSES CTR
TO GET X17 (CODE FOR OPERAND)
JSB IF SPLIT BANKS;
CTR:=IF ADDR>SM AND S>=ADDR AND
NOT (FSS AND (DB RE=ADDR OR TFF)) THEN
[S-ADDR] ELSE CODE FOR OPERAND,
SKIP IF S >= ADDR
; JSB IF NOT (DL <= ADDR <= S) AND NOT FSS
AND (DB >= DL) AND (Z >= DB)
(JSB IF NOT (DL <= ADDR <= S) AND NOT
SPLIT STACK)
SKIP NEXT IF RIGHT BYTE;
UBB =LEFT BYTE, EPSH
NEXT IF LEFT BYTE; NEW (S):=LEFT BYTE, CCB
NEXT: NEW (S):=RIGHT BYTE, CCB
; UBB:=32K + ADDR
RH:=ADDR, READ: BOUNDS CHECK ADDR >= DL
; TICB TO SLOW DOWN RSB (ALWAYS FALSE)
; BOUNDS CHECK S:=ADDR, CTR:=IF ADDR>SM AND
S>=ADDR AND NOT (FSS AND DB REL ADDR) THEN
(S-ADDR) ELSE CODE FOR NOP, MEDIUM RSB

```

C S. LOAD BYTE INDIRECT INSTRUCTION  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

3580  
3581  
3582  
3583  
3584  
3585  
3586  
3587  
3588  
3589  
3590  
3591  
3592  
3593  
3595  
3596  
3597  
3598  
3600  
3601  
3602  
3604  
3605  
3607  
3608  
3609  
3611  
3612  
3614  
3615  
3616  
3618  
3619  
3621  
3622  
3623  
3625  
3627  
3629  
3631  
3632  
3634  
3635

```

***** ALU A *****
***** ALU B *****
*   LDB: Indirect DB, Q, and S relative   *
*
$LUT INSTR=LDB(DB+):1 101 010 0XX XX,DSPL=8,DB,INDR,ENTRY=LBID
$LUT INSTR=LDB(DB+):1 101 110 0XX XX,DSPL=8,DB,X,INDR,ENTRY=LBID
$LUT INSTR=LDB(Q+):1 101 010 10X XX,DSPL=7,Q,INDR,ENTRY=LBID
$LUT INSTR=LDB(Q+):1 101 110 10X XX,DSPL=7,Q,X,INDR,ENTRY=LBID
$LUT INSTR=LDB(Q-):1 101 010 110 XX,DSPL=6,Q,INDR,F2,ENTRY=LBID
$LUT INSTR=LDB(Q-):1 101 110 110 XX,DSPL=6,Q,X,INDR,F2,ENTRY=LBID
$LUT INSTR=LDB(S-):1 101 010 111 XX,DSPL=6,SM,INDR,F2,ENTRY=LBIS
$LUT INSTR=LDB(S-):1 101 110 111 XX,DSPL=6,SM,X,INDR,F2,ENTRY=LBIS
*
036B LBIS SR SM ADD ADD
036C LBID UBA DSPL ADSB RH ROD SR SM JSB LPSH SP3B SR7
036D UBA SM CAD UBB UBA BNDE CTR TICB
036E DB ADD NFSS Z DB SUB STFF NCRY
036F XC REGN ADD LSR CF1 UBA DL SUB CTF1
0370 XC REGN CSR HBF2 UBA DB ADD RG ROD
0371 UBB SM JSBC LBI1 NF1 SP3B UBB SUB CTR TICB CRRY
0372 RG DL JSBS LI32 NCRY JSB LI32 UNC
0373 LBI1 RH DL BNDE F2 REGN ADD LRZ EPSH
0374 ADD NEXT UBB ADD RH CCB
0375 ADD NEXT REGN ADD RRZ RH CCB
0376 LI32 ADD ADD 8000 RG ADDL RH CCB
0377 UBB ADD RG ROBD UBB DL BNDE TICB
0378 UBA SM CAD SP3B UBA BNDE CTR TICB RSB

```

COMMENT

```

UBA:=SR + SM,
RH:=UBA:=(BASE + XC) +/- DSPL, READ:
SP3B:=UBB:=SR + SM, JSB IF SR=7
; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND
S>=ADDR AND NOT (FSS AND DB REL ADDR)
THEN (S-ADDR) ELSE CODE FOR OPERAND
UBA:=DB, SKIP IF NOT SPLIT BANKS:
STFF, SKIP IF NOT (Z >= DB)
UBA:={XC + INDIRECT CELL} & LSR(1);
F1:=NOT SPLIT BANKS AND (Z >= DB) AND
(DB >= DL)
SET F2 IF EFFECTIVE BYTE ADDRESS IS ODD:
RG:=ABSOLUTE WORD ADDR, READ
JSB IF SPLIT STACK:
CTR:=IF ADDR>SM AND S>=ADDR AND NOT SPLIT
BANKS THEN (S-ADDR) ELSE CODE FOR OPERAND
JSB IF NOT (ADDR >= DL);
JSB IF NOT (S >= ADDR)
BOUNDS CHECK INDIRECT CELL >= DL,
SKIP IF RIGHT BYTE:
UBB:=LEFT BYTE, EPSH
NEXT: NEW (S):=LEFT BYTE, CCB
NEXT: NEW (S):=RIGHT BYTE, CCB
; UBB:=32K + ADDR
RG:=ADDR, READ, BOUNDS CHECK ADDR >= DL,
TICB TO SLOW DOWN RSB (ALWAYS FALSE)
; BOUNDS CHECK S>=ADDR, CTR = IF ADDR>SM AND
S>=ADDR AND NOT (FSS AND DB REL ADDR) THEN
(S-ADDR) ELSE CODE FOR NOP, MEDIUM RSB

```

LOAD RELATIVE ADDRESS INSTRUCTION

C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

3637 *****
3638 * LRA: Q and S relative *
3639 *****
3640 *
3641 $LUT INSTR=LRA(Q+):1 111 001 10X XX,DSPL=7,Q,ENTRY=LAQ
3642 $LUT INSTR=LRA(Q+):1 111 101 10X XX,DSPL=7,Q,X,ENTRY=LAQ
3643 $LUT INSTR=LRA(Q-):1 111 001 110 XX,DSPL=6,Q,F2,ENTRY=LAQ
3644 $LUT INSTR=LRA(Q-):1 111 101 110 XX,DSPL=6,Q,F2,X,ENTRY=LAQ
3645 $LUT INSTR=LRA(S-):1 111 001 111 XX,DSPL=6,SM,F2,ENTRY=LAS
3646 $LUT INSTR=LRA(S-):1 111 101 111 XX,DSPL=6,SM,F2,X,ENTRY=LAS
3647 *
3648 0379 LAS SR UBA ADD ADD UBA:=SR + (SM + XC);
3650 037A LAQ UBA DSPL ADSB RH JSZ PSHM SR7 RH:=UBA:=(BASE + XC) +/- DSPL;
3652 JSB I: SR = 7
3653 037B JSZ BNDV NZRO UBA DB SUB RH EPSH JSB for BNDV if split banks;
3655 * New (S) = effective addr - DB, push
3656 * *****
3657 * TEMP: DON'T DO BOUNDS CHECK UNTIL *
3658 * SOFTWARE IS FIXED - 12/11/81 *
3659 * *****
3660 037C ADD ADD NEXT ; NEXT
3662 *
3663 *
3664 * LRA: DB relative *
3665 *****
3666 *
3667 $LUT INSTR=LRA(DB+):1 111 001 0XX XX,DSPL=8,DB,ENTRY=LAD
3668 $LUT INSTR=LRA(DB+):1 111 101 0XX XX,DSPL=8,DB,X,ENTRY=LAD
3669 *
3670 037D LAD XC DSPL ADD RH JSZ PSHM SR7 RH:=XC + DSPL; JSB IF SR = 7
3672 037E ADD EPSH JSZ NEXT UNC EPSH; NEXT
3674 *
3675 *
3676 * LRA: Indirect DB, Q, and S relative *
3677 *****
3678 *
3679 $LUT INSTR=LRA(DB+):1 111 011 0XX XX,DSPL=8,DB,INDR,ENTRY=LAI
3680 $LUT INSTR=LRA(DB+):1 111 111 0XX XX,DSPL=8,DB,X,INDR,ENTRY=LAI
3681 $LUT INSTR=LRA(Q+):1 111 011 10X XX,DSPL=7,Q,INDR,ENTRY=LAI
3682 $LUT INSTR=LRA(Q+):1 111 111 10X XX,DSPL=7,Q,X,INDR,ENTRY=LAI
3683 $LUT INSTR=LRA(Q-):1 111 011 110 XX,DSPL=6,Q,INDR,F2,ENTRY=LAI
3684 $LUT INSTR=LRA(Q-):1 111 111 110 XX,DSPL=6,Q,X,INDR,F2,ENTRY=LAI
3685 $LUT INSTR=LRA(S-):1 111 011 111 XX,DSPL=6,SM,INDR,F2,ENTRY=LAI
3686 $LUT INSTR=LRA(S-):1 111 111 111 XX,DSPL=6,SM,X,INDR,F2,ENTRY=LAI
3687 *
3688 037F LAIS SR SM ADD ADD UBA:=SR + SM;
3690 0380 LAID UBA DSPL ADSB RH ROD SR SM JSB LPSH SP3B SR7 RH:=UBA:=BASE +/- DSPL, READ;
3692 * SP3B:=UBB:=SR + SM, JSZ IF SR = 7
3693 * BOUNDS CHECK S>=ADDR, CTR:=S-ADDR
3695 0381 UBA SM CAD EPSH UBB UBA BNDE CTR TICB SKIP NEXT IF ADDR>=SM AND S>=ADDR AND
3696 * NOT (FSS AND (DB REL ADDR OR TFF))
3697 0382 XC OPA ADD RH RH DL BNDE NEXT RH:=XC + INDIRECT CELL;
3699 * BOUNDS CHECK ADDR >= DL, NEXT
3700 0383 XC REGN ADD RH RH DL BNDE NEXT RH:=XC + INDIRECT CELL;
3702 * BOUNDS CHECK ADDR >= DL, NEXT

```

STORE INSTRUCTION

```

***** ALU A ***** ALU B *****
C S
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
3704 *
3705 * STOR; DB, Q, and S relative *
3706 *
3707 *
3708 $LUT INSTR-STOR(DB+) 0 101 001 0XX XX,SR=1,DSPL=8,DB,ENTRY=SWD
3709 $LUT INSTR-STOR(DB+) 0 101 101 0XX XX,SR=1,DSPL=8,DB,X,ENTRY=SWD
3710 $LUT INSTR-STOR(Q+) 0 101 001 10X XX,SR=1,DSPL=7,Q,ENTRY=SWD
3711 $LUT INSTR-STOR(Q+) 0 101 101 10X XX,SR=1,DSPL=7,Q,X,ENTRY=SWD
3712 $LUT INSTR-STOR(Q-) 0 101 001 110 XX,SR=1,DSPL=6,Q,F2,ENTRY=SWD
3713 $LUT INSTR-STOR(Q-) 0 101 101 110 XX,SR=1,DSPL=6,Q,F2,X,ENTRY=SWD
3714 $LUT INSTR-STOR(S-) 0 101 001 111 XX,SR=1,DSPL=6,SM,F2,ENTRY=SWS
3715 $LUT INSTR-STOR(S-) 0 101 101 111 XX,SR=1,DSPL=6,SM,F2,X,ENTRY=SWS
3716 *
3717 0384 SWS SR UBA ADD ADD UBA:=SR + (SM + XC);
3719 0385 SWD UBA DSPL ADSB RH WRD SR SM ADD RH:=UBA -(BASE + XC) +/- SR=1,DSPL, READ
3721 * SP3B:=UBB:=SR + SM
3722 0386 SWD1 UBA SM CAD EPOP UBB UBA BNDE CTR TICB ; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND
3724 * S>=ADDR AND NOT ((FSS AND
3725 * (DB OR P REL ADDR)) OR TFF) THEN (S-ADDR)
3726 * ELSE %(8)17
3727 0387 RA ADD REGN DATA RH DL BNDE NEXT WRITE (S); BOUNDS CHECK ADDR >= DL, NEXT
3729 *
3730 *
3731 * STOR; Indirect DB, Q, and S relative *
3732 *
3733 *
3734 $LUT INSTR-STOR(DB+) 0101 0110 XXXX,SR=1,DSPL=8,DB,INDR,ENTRY=SWID
3735 $LUT INSTR-STOR(Q+) 0101 1110 XXXX,SR=1,DSPL=8,DB,X,INDR,ENTRY=SWID
3736 $LUT INSTR-STOR(Q+) 0101 0111 0XXX,SR=1,DSPL=7,Q,INDR,ENTRY=SWID
3737 $LUT INSTR-STOR(Q+) 0101 1111 0XXX,SR=1,DSPL=7,Q,X,INDR,ENTRY=SWID
3738 $LUT INSTR-STOR(Q-) 0101 0111 10XX,SR=1,DSPL=6,Q,INDR,F2,ENTRY=SWID
3739 $LUT INSTR-STOR(Q-) 0101 1111 10XX,SR=1,DSPL=6,Q,X,INDR,F2,ENTRY=SWID
3740 $LUT INSTR-STOR(S-) 0101 0111 11XX,SR=1,DSPL=6,SM,INDR,F2,ENTRY=SWIS
3741 $LUT INSTR-STOR(S-) 0101111111XX,SR=1,DSPL=6,SM,X,INDR,F2,ENTRY=SWIS
3742 *
3743 0388 SWIS SR SM ADD ADD UBA:=SR + SM;
3745 0389 SWID UBA DSPL ADSB RH ROD SR SM ADD RH:=UBA -BASE +/- DSPL, READ;
3747 * SP3B:=UBB:=SR + SM
3748 038A UBA SM CAD UBB UBA BNDE CTR TICB ; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND
3750 * S>=ADDR AND NOT ((FSS AND (DB OR P REL ADDR))
3751 * THEN (S-ADDR) ELSE %(8)17
3752 038B XC DB ADD UBA:=XC + DB; BOUNDS CHECK ADDR >= DL, STFF
3754 038C UBA REGN ADD RH WRD SP3B JSB SWD1 UNCL RH:=UBA -TARGET ADDR, WRITE, UBB:=S, JSB

```

STORE DOUBLE INSTRUCTION

\*\*\*\*\* ALU A \*\*\*\*\*

C. S. ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

3757 *
3758 *   STD; DB, Q, and S relative
3759 *
3760 *
3761 $LUT INSTR=STD(DB+):1 110 001 0XX XX,SR=2,DSPL=8,DB,ENTRY=SDD
3762 $LUT INSTR=STD(DB-):1 110 101 0XX XX,SR=2,DSPL=8,DB,XSL,ENTRY=SDD
3763 $LUT INSTR=STD(Q+):1 110 001 10X XX,SR=2,DSPL=7,Q,ENTRY=SDD
3764 $LUT INSTR=STD(Q+):1 110 101 10X XX,SR=2,DSPL=7,Q,XSL,ENTRY=SDD
3765 $LUT INSTR=STD(Q-):1 110 001 110 XX,SR=2,DSPL=6,Q,F2,ENTRY=SDD
3766 $LUT INSTR=STD(Q-):1 110 101 110 XX,SR=2,DSPL=6,Q,F2,XSL,ENTRY=SDD
3767 $LUT INSTR=STD(S-):1 110 001 111 XX,SR=2,DSPL=6,SM,F2,ENTRY=SDS
3768 $LUT INSTR=STD(S-):1 110 101 111 XX,SR=2,DSPL=6,SM,F2,XSL,ENTRY=SDS
3769 *

```

```

3770 038D SDS SR UBA ADD ADD
3772 038E SDD UBA DSPL ADSB RH WRD SRB SM ADD SP3B
3774 038F SDD1 UBA SM CAD CTR TICB
3776 *
3777 *
3778 0390 RB ADD REGN DATA RH DL BNDE
3780 0391 RH SM SUB EPOP SP3B RH BNDG CTR TICB
3782 *
3783 0392 RA ADD REGN DATA ADD NEXT
3784 *
3786 *
3787 *

```

```

UBA:=SR + (SM + XC);
RH:=UBA:=(BASE + XC) +/- DSPL, SEND ADDR
EPOP: BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM
AND S>=ADDR AND NOT (FSS AND (DB REL ADDR
OR TFF)) THEN (S-ADDR) ELSE CODE FOR NOP
WRITE (S-1); BOUNDS CHECK ADDR>=DL
EPOP: BOUNDS CHECK ADDR>S, CTR:=IF ADDR>SM
AND S>=ADDR AND NOT (FSS AND (DB REL ADDR
OR TFF)) THEN (S-ADDR-1) ELSE CODE FOR NOP
WRITE (S); NEXT

```

```

3788 *   STD; Indirect DB, Q, and S relative
3789 *
3790 *
3791 $LUT INSTR=STD(DB+):1110 0110 XXXX,SR=2,DSPL=8,DB,INDR,ENTRY=SDID
3792 $LUT INSTR=STD(DB-):1110 1110 XXXX,SR=2,DSPL=8,DB,XSL,INDR,ENTRY=SDID
3793 $LUT INSTR=STD(Q+):1110 0111 0XXX,SR=2,DSPL=7,Q,INDR,ENTRY=SDID
3794 $LUT INSTR=STD(Q+):1110 1111 0XXX,SR=2,DSPL=7,Q,XSL,INDR,ENTRY=SDID
3795 $LUT INSTR=STD(Q-):1110 0111 10XX,SR=2,DSPL=6,Q,INDR,F2,ENTRY=SDID
3796 $LUT INSTR=STD(Q-):110111110XX,SR=2,DSPL=6,Q,XSL,INDR,F2,ENTRY=SDID
3797 $LUT INSTR=STD(S-):1110 0111 11XX,SR=2,DSPL=6,SM,INDR,F2,ENTRY=SDIS
3798 $LUT INSTR=STD(S-):110111111XX,SR=2,DSPL=6,SM,XSL,INDR,F2,ENTRY=SDIS
3799 *

```

```

3800 0393 SDIS SR SM ADD ADD
3802 0394 SDID UBA DSPL ADSB RH ROD SRB SM ADD SP3B
3804 0395 UBA SM CAD CTR TICB
3806 *
3807 *
3808 0396 XC DB ADD REGN DATA RH DL BNDE
3810 0397 UBA REGN ADD RH WRD SP3B JSB SDD1 STFF UNC
3812 *

```

```

UBA:=SR + SM;
RH:=UBA:=BASE +/- DSPL, READ: SP3B=UBB:=S;
; BOUNDS CHECK ADDR>S, CTR:=IF ADDR>SM AND
S>=ADDR AND NOT (FSS AND DB REL ADDR) THEN
(S-ADDR) ELSE CODE FOR NOP
UBA:=XC + DB; BOUNDS CHECK ADDR >= DL, STFF
RH:=UBA:=XC + DB + INDIRECT CELL, SEND ADDR;
UBB:=S, JSB

```

STORE BYTE Instruction																
***** ALU A *****						***** ALU B *****										
C S	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
3814																
3815																
3816																
3817																
3818																
3819																
3820																
3821																
3822																
3823																
3824																
3825	0398	SBS	SR	UBA	ADD											UBA =SR + (SM + XC);
3827	0399	SBQ	UBA	DSPL	ADSB		RH	ROBD	SR	SM	ADD					RH =UBA - (BASE + XC) +/- DSPL, READ;
3829																SP3B =UBB +S + SM
3830	039A		XC		CSR			HBF2	8000	UBA	ADDL					F2 =XC(15); SP1B =ADDR + 32K (0118)
3832	039B		RH	SM	CAD			EPOP	SP3B	RH	SUB					EPOP; CTR =IF ADDR>SM AND S>=ADDR AND
3834																NOT (FSS AND (DB REL ADDR OR TFF)) THEN
3835																(S-ADDR) ELSE CODE FOR OPERAND
3836	039C		RH	DL	JSBS	SB32		NCRY	SP3B	RH	JSBS	SB32				JSB IF NOT (ADDR >= DL);
3838																JSB IF NOT (S >= ADDR)
3839	039D															UBA =BYTE IN (S), SKIP IF NOT RIGHT BYTE;
3841																UBB {0:8} =LEFT BYTE OF WORD AT STORE ADDR;
3842																SKIP IF NOT RIGHT BYTE
3843	039E		UBA	UBB	IOR		REGN	DATA		SP1B	ADD					NEXT MERGE BYTES, WRITE; UBB =ADDR + 32K, NEXT
3845	039F			RA	ADD	RLZ				REGN	ADD	RRZ				UBA {0:8} =BYTE IN (S);
3847																UBB =RIGHT BYTE OF WORD AT MEMORY LOCATION
3848	03A0		UBA	UBB	IOR		REGN	DATA			ADD					NEXT MERGE BYTES, WRITE; NEXT



C S STORE BYTE Instruction  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

3851 ***** ALU A *****
3852 * STB: DB relative *
3853 *****
3854 *
3855 $LUT INSTR=STB(DB+):1 110 000 OXX XX,SR=1,DSPL=8,DB,ENTRY=SBD
3856 $LUT INSTR=STB(DB+):1 110 100 OXX XX,SR=1,DSPL=8,DB,XSR,ENTRY=SBD
3857 *
3858 03A1 SBD UBA DSPL ADSB RH ROBD SR SM ADD SP3B RH:=UBA:=(BASE + XC) +/- DSPL, READ;
3859 XC DB CSR HBF2 8000 UBA ADDL SP1B SP3B:=UBB:=S + SM
3860 03A2 TICB NCRY F2:=XC(15); SP1B:=ADDR + 32K (0118)
3861 SPOA:=DB, EPOP;
3862 RH SM JSBC SBDR FSS SP3B RH SUB CTR TICB CRRY SKIP IF NOT (ADDR >= DL), TICB CAUSES CTR
3863 TO GET %17 (CODE FOR OPERAND)
3864 JSB IF SPLIT BANKS;
3865 CTR:=IF ADDR>SM AND S>=ADDR AND
3866 NOT (FSS AND (DB REL ADDR OR TFF)) THEN
3867 (S-ADDR) ELSE CODE FOR OPERAND,
3868 SKIP IF S >= ADDR
3869 ; JSB IF NOT (DL <= ADDR <= S) AND NOT FSS
3870 AND (DB >= DL) AND (Z >= DB)
3871 (JSB IF ((DL > ADDR) OR (ADDR > S)) AND
3872 SPLIT STACK)
3873 03A5 SPOA DL SUB Z DB JSBS SB32 TICB UBA:=BYTE IN (S), SKIP IF NOT RIGHT BYTE;
3874 UBB.{0:8}=LEFT BYTE OF WORD AT STORE ADDR,
3875 SKIP IF NOT RIGHT BYTE
3876 03A6 SBDR RA ADD RRZ NF2 REGN ADD LLZ NEXT MERGE BYTES, WRITE, UBB:=ADDR + 32K, NEXT
3877 UBA.{0:8}=BYTE IN (S);
3878 03A7 UBA UBB IOR REGN DATA SP1B ADD RRZ TICB MERGE BYTES, WRITE; NEXT
3879 03A8 SBDL RA ADD RLZ REGN ADD RRZ TICB UBB:=RIGHT BYTE OF WORD AT MEMORY LOCATION
3880 UBB:=RIGHT BYTE OF WORD AT MEMORY LOCATION
3881 03A9 UBA UBB IOR REGN DATA UBB DL ADD BNDE NEXT MERGE BYTES, WRITE; NEXT
3882 03AA SB32 SP1B ADD TICB READ ADDR + 32K;
3883 BOUNDS CHECK (ADDR + 32K) >= DL, TICB SLOWS
3884 DOWN RSB (WILL ALWAYS BE FALSE)
3885 JSB for storing into left byte if not F2;
3886 BOUNDS check S >= addr, CTR := if addr >
3887 SM and S >= addr and not (FSS and DB-rel
3888 addr) then (S-addr) else code for NOP,
3889 medium RSB
3890
3891
3892
3893
3894
3895
3896
3897
3898

```

C S STORE BYTE Instruction  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

3900  
3901  
3902  
3903  
3904  
3905  
3906  
3907  
3908  
3909  
3910  
3911  
3912  
3913  
3915  
3917  
3918  
3920  
3921  
3922  
3924  
3925  
3927  
3928  
3929  
3931  
3932  
3934  
3935  
3936  
3938  
3939  
3941  
3942  
3943  
3945  
3946  
3948  
3949  
3951  
3952  
3954  
3956  
3957  
3959  
3960

```

***** ALU A *****
***** ALU B *****
* STB: Indirect, DB, Q and S relative *
*
$LUT INSTR=STB(DB+) :1110 0100 XXXX,SR=1,DSPL=8,DB,INDR,ENTRY=SBID
$LUT INSTR=STB(DB-) :1110 1100 XXXX,SR=1,DSPL=8,DB,X,INDR,ENTRY=SBID
$LUT INSTR=STB(Q+) :1110 0101 OXXX,SR=1,DSPL=7,Q,INDR,ENTRY=SBID
$LUT INSTR=STB(Q-) :1110 1101 OXXX,SR=1,DSPL=7,Q,X,INDR,ENTRY=SBID
$LUT INSTR=STB(I+) :1110 0101 IOXX,SR=1,DSPL=8,Q,INDR,F2,ENTRY=SBID
$LUT INSTR=STB(I-) :1110 1101 IOXX,SR=1,DSPL=8,Q,X,INDR,F2,ENTRY=SBID
$LUT INSTR=STB(S+) :1110 0101 11XX,SR=1,DSPL=6,SM,INDR,F2,ENTRY=SBIS
$LUT INSTR=STB(S-) :1110 1101 11XX,SR=1,DSPL=6,SM,X,INDR,F2,ENTRY=SBIS
*
03AC SBIS SR SM ADD UBA UBA UBA UBA UBA UBA UBA UBA UBA UBA UBA UBA UBA
03AD SBID UBA DSPL ADSB SPOA ROD SR SM ADD SP3B
03AE UBA SM CAD UBB UBA BNDE CTR TICB
03AF DB ADD NFSS Z DB SUB STFF NCRY
03B0 XC REGN ADD LSR CF1 UBA DL SUB CTF1
03B1 XC REGN CSR HBF2 UBA DB ADD RH ROD
03B2 UBB SM JSBC SBI1 NF1 SP3B UBB SUB CTR TICB CRRY
03B3 RH DL JSBS SI32 NCRY JSB SI32 UNC
03B4 SBI1 RA ADD RLZ F2 REGN ADD RRZ EPOP F2
03B5 SPOA DL BNDE NEXT UBA UBB IOR REGN DATA
03B6 RA ADD RRZ REGN ADD LLZ
03B7 SPOA DL BNDE NEXT UBA UBB IOR REGN DATA
03B8 SI32 8000 RH ADDL RH ROD TICB
03B9 UBB DL BNDE UBB ADD
03BA UBB SM CAD SP3B UBB BNDE CTR TICB RSB

```

```

UBA =SR + SM;
SPOA =UBA :=(BASE + XC) +/- DSPL, READ;
SP3B =UBB =SR + SM;
; BOUNDS CHECK S>=ADDR, CTR =IF ADDR>SM AND
S>=ADDR AND NOT (FSS AND DB REL ADDR)
THEN (S-ADDR) ELSE CODE FOR OPERAND
UBA =DB, SKIP IF NOT SPLIT BANKS;
STFF, SKIP IF NOT (Z >= DB)
UBA :={XC + INDIRECT CELL} & LSR(1);
F1 =NOT SPLIT BANKS AND (Z >= DB) AND
{DB >= DL}
SET F2 IF EFFECTIVE BYTE ADDR IS ODD;
RH =ABSOLUTE WORD ADDR, READ
JSB IF SPLIT STACK;
CTR =IF ADDR>SM AND S>=ADDR AND NOT SPLIT
BANKS THEN (S-ADDR) ELSE CODE FOR OPERAND
JSB IF NOT (ADDR >= DL);
JSB IF NOT (S >= ADDR);
UBA.{0:8} =BYTE OUT OF (S);
UBB =RIGHT BYTE OF WORD AT MEMORY LOCATION,
SKIP IF NOT STORING INTO LEFT BYTE
BOUNDS CHECK INDIRECT CELL >= DL, NEXT;
MERGE BYTES, WRITE
UBA =BYTE OUT OF (S);
UBB =LEFT BYTE OF WORD AT MEMORY LOCATION
BOUNDS CHECK INDIRECT CELL>=DL, NEXT;
MERGE BYTES, WRITE
UBB =32K + ADDR
BOUNDS CHECK ADDR >= DL, RH =ADDR, READ;
TICB TO SLOW DOWN RSB (ALWAYS FALSE)
; BOUNDS CHECK S>=ADDR, CTR =IF ADDR>SM AND
S>=ADDR AND NOT (FSS AND DB REL ADDR) THEN
(S-ADDR) ELSE CODE FOR NOP, MEDIUM RSB

```

IABZ and DABZ INSTRUCTIONS \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

```

3962 *****
3963 * The following instructions access the 5 bits, 11 through 15 *
3964 * from CIR for the value of DSPL. F2 is initialized to the *
3965 * value of bit 10 in the instruction. Instructions IABZ and *
3966 * DABZ require an SR preadjust of one. *
3967 *****
3968
3970 * IABZ instruction, (Increment A, branch if zero) - IABZ is *
3971 * the entry point for the direct case, and IABI is the entry *
3972 * point for the indirect case. *
3973 *****
3974
3975 $LUT INSTR=IABZ:0 001 000 111 0X.SR=1,DSPL=5,P.ENTRY=IABZ
3976 $LUT INSTR=IABZ:0 001 100 111 0X.SR=1,DSPL=5,P.INDR.ENTRY=IABI
3977 $LUT INSTR=IABZ:0 001 000 111 1X.SR=1,DSPL=5,P.F2.ENTRY=IABZ
3978 $LUT INSTR=IABZ:0 001 100 111 1X.SR=1,DSPL=5,P.INDR.F2.ENTRY=IABI
3979 *
3980 03BB IABZ RA JSBI IABC NZRO P ADD IABC SP1B CF2 JSB IF (S)+1<0; UBB:=P BEFORE INCREMENTING
3982 03BC IABZ UBB DSPL ADSB RCONP JSB DABI UNF UBA:=TARGET P. READ INTO NIR; JSB
3984 03BD IABC RA INC RA CCO JSZ NEXT UNF (S):=(S) + 1; CCO: NEXT
3986 03BE IABI UBA DSPL ADSB RH ROP RA INC IABC SP1B CF2 ZERO RH:=INDIRECT ADDR. READ; SKIP IF (S)+1=0
3988 03BF IABI UBA PB SUB CTF1 JSBI IABC SP1B UNF F1:=0 IF BNDV; JSB IF NOT BRANCH, SP1B=1
3990 03C0 IAI1 RH OPA ADD RCONP PL RH UBNE UNF UBA:=TARGET P. READ INTO NIR; BOUNDS CHECK
3992 03C1 IABI UBA PB UBNE F1 PL UBA UBNE NF1 BOUNDS CHECK TARGET P. SKIP IF NOT BNDV;
3994 03C2 IABI RA JSZ BNDV UNF CCO SREG JSB DABC P UNF BNDV IF NOT F1; P:=TARGET P. JSB
3996 03C3 IABI RA SP1B ADSB RA CCO JSZ NEXT UNF (S):=(S) +/- 1; CCO: NEXT
3998 *
3999 *****
4000 * DABZ instruction, (Decrement A, branch if zero) - DABZ is *
4001 * the entry point for the direct case, and DABI is the entry *
4002 * point for the indirect case. *
4003 *****
4004
4005 $LUT INSTR=DABZ:0 001 010 111 0X.SR=1,DSPL=5,P.ENTRY=DABZ
4006 $LUT INSTR=DABZ:0 001 110 111 0X.SR=1,DSPL=5,P.INDR.ENTRY=DABI
4007 $LUT INSTR=DABZ:0 001 010 111 1X.SR=1,DSPL=5,P.F2.ENTRY=DABZ
4008 $LUT INSTR=DABZ:0 001 110 111 1X.SR=1,DSPL=5,P.F2.INDR.ENTRY=DABI
4009 *
4010 03C4 DABZ RA JSBC DABC NZRO P ADD DABC SF2 JSB IF (S)-1<0; UBB:=P BEFORE INCREMENTING
4012 03C5 DABZ UBB DSPL ADSB RCONP F2 ADD UNF UBA:=TARGET P. READ INTO NIR
4014 03C6 DABI UBA PB UBNE F2 PL UBA UBNE UNF SKIP IF FROM IABZ; BOUNDS CHECK TARGET P
4016 03C7 DABI RA ADD RSB SREG ADD P UNF RSB IF IABZ; P:=TARGET P AFTER BOUNDS CHECK
4018 03C8 DABC RA CAD RA CCO JSZ NEXT UNF (S):=(S)-1; CCO: NEXT
4020 03C9 DABI UBA DSPL ADSB RH ROP RA CAD DABC SF2 UNF RH:=INDIRECT ADDR. READ; SKIP IF (S)-1=0
4022 03CA DABI UBA PB JSBS IAI1 CTF1 JSBI DABC SP1B UNF F1:=0 IF BNDV; JSB IF NOT BRANCH, SP1B=1

```

C S		IXBZ and DXBZ INSTRUCTIONS										ALU B		COMMENT		
NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
4025																
4026																
4027																
4028																
4029																
4030																
4031																
4032																
4033																
4034																
4035																
4036	03CB	IXBZ	X		JSBI	IXBC		NZRO		P	ADD			CF2		JSB IF X+1 <> 0; UBB:=P BEFORE INCREMENTING
4038	03CC	UBB	DSPL	ADSB				RONP			JSB	DXB1			UNC	UBA:=TARGET P, READ; JSB
4040	03CD	IXBC	X		INC		X	CCO			JSZ	NEXT			UNC	X:=X+1, CCO; JSB TO WAIT ONE CLOCK FOR NEXT
4042	03CE	IXBI	X		JSBI	IXBC		NZRO		P	ADD					JSB IF X+1 <> 0; UBB:=P BEFORE INCREMENTING
4044	03CF	UBB	DSPL	ADSB				SPOA	ROP		JSBI	DX11	SPIB		UNC	SPOA:=INDIRECT ADDR, READ; SPIB:=1, JSB
4046																
4047																
4048																
4049																
4050																
4051																
4052																
4053																
4054																
4055																
4056																
4057																
4058	03D0	DXBZ	X		JSBC	DXBC		NZRO		P	ADD			SF2		JSB IF X-1 <> 0; UBB:=P BEFORE INCREMENTING
4060	03D1	UBB	DSPL	ADSB				RONP			ADD					UBA:=TARGET P, READ
4062	03D2	DXB1	UBA	PB	UBNE			F2	PL	UBA	UBNE					SKIP IF NOT FROM IABZ, BOUNDS CHECK TARGET P
4064	03D3				ADD			RSB		SREG	ADD		P			RSB IF FROM IABZ; P:=TARGET P
4066	03D4	DXBC	X		CAD		X	CCO			JSZ	NEXT			UNC	X:=X-1, CCO; JSB TO WAIT ONE CLOCK FOR NEXT
4068	03D5	DXBI	X		JSBC	DXBC		NZRO		P	ADD					JSB IF X-1 <> 0; UBB:=P BEFORE INCREMENTING
4070	03D6	UBB	DSPL	ADSB				SPOA	ROP		CAD		SPIB			SPOA:=INDIRECT ADDR, READ; SPIB:=-1
4072	03D7	UBA	PB	UBNE							ADD					BOUNDS CHECK INDIRECT CELL ADDRESS
4074	03D8	SPOA	OPA	ADD				RONP			ADD					UBA:=TARGET P, READ INTO NIR
4076	03D9	UBA	PB	UBNE					PL	UBA	UBNE					BOUNDS CHECK TARGET P
4078	03DA	X	SPIB	ADD		X		CCO		SREG	JSZ	NEXT	P		UNC	X:=X +/- 1, CCO; P:=TARGET P, JSB

PUSH TOS ROUTINES FOR LOAD INSTRUCTIONS

		***** ALU A *****										***** ALU B *****										
C. S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT						
4081																*****						
4082																LOAD instructions use special TOS push routines because						
4083																*						
4084																1. STOV is handled differently ( #STO2 )						
4085																2. Must re-read memory in case reference was (S-6) and						
4086																TOS registers were full						
4087																*****						
4088																*						
4089	03DB	LPSH		SM	INC			WRS		SM	INC		SM	DCSR		Write st (SM + 1); SM = SM + 1; DCSR						
4091	03DC			QDWN	ADD			DATA	Z	SREG	JSZC	STO2		NEG		WRITE QDWN; STOV IF NEW SM > Z & WITHIN 32K						
4093	03DD			RH	ADD			ROD	SP3B		ADD			RSB		UBA:=ADDR, REREAD; UBB:=S, RSB						
4095	03DE	LDPH		SM	INC			WRS			ADD					WRITE AT (SM + 1); DCSR						
4097	03DF			QDWN	ADD			DATA		UBA	INC		SM	DCSR		WRITE QDWN; STOV IF NEW SM > Z & WITHIN 32K						
4099	03E0			QDWN	ADD			DATA	Z	SREG	JSZC	STO2		NEG		WRITE QDWN; STOV IF NEW SM > Z & WITHIN 32K						
4101	03E1			RH	ADD			ROD	SP3B		ADD			RSB		UBA:=ADDR, REREAD; UBB:=S, RSB						
4103	03E2			SM	INC			WRS		SM	INC		SM	DCSR		WRITE AT (SM + 1); SM =SM + 1, DCSR						
4105	03E3	LBPH		QDWN	ADD			DATA	Z	SREG	JSZC	STO2		NEG		WRITE QDWN; STOV IF NEW SM > Z & WITHIN 32K						
4107	03E4			RH	ADD			ROBD	SP3B		ADD			RSB		UBA:=ADDR, REREAD; UBB:=S, RSB						



Index Instructions

C. S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
4135																
4136																
4137																
4138																
4139																
4140																
4141	03EA	STBX	RB	ADD	X	CCA			JSZ	NEXT					UNC	X := (S-1), set CCA; Jump for NEXT
4143																
4144																
4145																
4146																
4147																
4148																
4149																
4150	03EB	ADAX	X	RA	ADD	X	CCO		JSL	DEL					UNC	X := X + (S); set CCO; Jump to delete (S) and for NEXT
4152																
4153																
4154																
4155																
4156																
4157																
4158																
4159	03EC	ADXA	X	RA	ADD	RA	CCO		JSZ	NEXT					UNC	(S) := X + (S), set CCO; Jump for NEXT
4161																
4162																
4163																
4164																
4165																
4166																
4167																
4168	03ED	LDXB	X		ADD	RB	CCA		JSZ	NEXT					UNC	(S-1) := X, set CCA; Jump for NEXT
4170																
4171																
4172																
4173																
4174																
4175																
4176																
4177	03EE	STAX		RA	ADD	X	CCA		JSL	DEL					UNC	X := (S), set CCA; Jump to delete (S) and for NEXT
4179																
4180																
4181																
4182																
4183																
4184																
4185																
4186																
4187	03EF	LDXA	X		ADD	RH	CCA		JSZ	PSHM					SR7	New (S) := X, set CCA; Empty RG if SR = 7
4189	03FO				ADD		EPSH		JSZ	NEXT					UNC	Push; Jump for NEXT





PAGE 91  
RECORD  
NO

Zero Instructions

10/ 2/86 9:26 AM

```
***** ALU A ***** ALU B *****
C S      ADDR LABEL RREG SREG FUNC SFNC STOR SPSK  RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
4210      *
4211      * ZROX (Zero X) Instruction *
4212      *
4213      $LUT INSTR=ZROX:0 000 000 011 xxx xxx, ENTRY=ZROX, SR=0
4214
4215      03F3 ZROX      ADD      X              JSZ  NEXT      UNC  X := 0, JSB for NEXT
4216      *
4217      *
4218      *
4219      * ZERO (Push zero) Instruction *
4220      *
4221      *
4222      $LUT INSTR=ZERO:0 000 000 110 xxx xxx, ENTRY=ZERO, SR=0
4223      *
4224      *
4225      03F4 ZERO      ADD      RH  EPSH      JSZ  PSHM      SR7  : JSB to push 1 TOS if SR = 7
4226      03F5 ZER1      ADD      RH  EPSH      JSZ  NEXT      UNC  New (S) := 0, push; JSB for NEXT
4227      *
4228      *
4229      *
4230      *
4231      * DZRO (Push double zero) Instruction *
4232      *
4233      *
4234      $LUT INSTR=DZRO:0 000 000 111 xxx xxx, ENTRY=DZRO, SR=0
4235      *
4236      03F6 DZRO      JSZ  PSHM      SRG5      JSZ  PSM2      SR7  JSB to push 2 TOS if SR = 7 else push 1 TOS
4237      *
4238      *
4239      03F7 JSB  ZER1      UNC              ADD  RG  EPSH      Jump to finish; New (S) := 0, push 1 once
4240      *
4241      *
4242      *
4243      * Zero B (ZROB) Instruction *
4244      *
4245      *
4246      $LUT INSTR=ZROB:0 000 100 001 xxx xxx, ENTRY=ZROB, SR=2
4247      *
4248      03F8 ZROB      ADD      RB              JSZ  NEXT      UNC  (S-1) := 0; Jump to NEXT
```

Boolean Instructions

C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
4251															
4252															
4253															
4254															
4255															
4256															
4257	03F9	OR	RB	RA	IOR	RB	CCA			JSL	DEL			UNC	(S-1) := (S-1) IOR (S), CCA. Jump to delete (S) and for NEXT
4259															
4260															
4261															
4262															
4263															
4264															
4265															
4266															
4267	03FA	XOR	RB	RA	XOR	RB	CCA			JSL	DEL			UNC	(S-1) := (S-1) XOR (S), CCA. Jump to delete (S) and for NEXT
4269															
4270															
4271															
4272															
4273															
4274															
4275															
4276															
4277	03FB	AND	RB	RA	AND	RB	CCA			JSL	DEL			UNC	(S-1) := (S-1) AND (S), CCA. Jump to delete (S) and for NEXT
4279															
4280															
4281															
4282															
4283															
4284															
4285															
4286															
4287	03FC	NOT	RA	CAD		RA	CCA			JSZ	NEXT			UNC	(S) := NOT (S); Jump for NEXT
4289	03FD			ADD						ADD					NOP to keep system happy (2555)
4291	03FE			ADD						ADD					NOP to keep system happy (2555)

C S MOVE BYTES Instruction  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

```

4294 *
4295 * MVBP is the entry point for the MVB. (Move Bytes). instruc- *
4296 * tion with P relative source addressing. MVBD is the entry *
4297 * point for DB relative addressing. There are four general *
4298 * cases and two special cases in which a move may fall. For *
4299 * the general cases, the move may be in the forward direction, *
4300 * (increasing addresses), or in the reverse direction, (decreas- *
4301 * ing addresses). The move may also be aligned, (the source *
4302 * and target pointers are both even or both odd), or skewed, *
4303 * (the source and target are not both even or odd). The two *
4304 * special cases are where the source and target are overlapped *
4305 * by one such that the first byte of the source is propagated *
4306 * throughout. *
4307 *
4308 *
4309 * $LUT INSTR=MVB(PB+):0 010 000 000 10,P,SR=3,ENTRY=MVBP
4310 * $LUT INSTR=MVB(DB+):0 010 000 000 11,DB,SR=3,ENTRY=MVBD
4311 *
4312 *
4313 * %0400
4314 *
4315 *
4316 *
4317 *
4318 * 0400 MVBP JSZ ETO3 NFSS RA JSL D03G ZERO JSB TO EMPTY TOS TO 3 IF NOT SPLIT BANKS;
4319 * RA CAD SP4A POS DB ADD SP3B JSB FOR STACK DECREMENT IF BYTE COUNT = 0
4320 * RA INC SP4A SF3A BNKP ADD BKK4 SP4A:=BYTE COUNT - 1 IF > 0; SP3B:=DB
4321 * 0403 UBA RB ADD LSR RH ROP 0001 RB ANDL SP2B UBA:=WORD PTR; SP2B:=UBB:=SOURCE PTR(15)
4322 * 0404 UBA PB ADD UBB SP4A ASR SF4B UBA:=ENDING SOURCE WORD ADDR
4323 * 0405 UBA UBB ADD PL UBA UBNE RH:=UBA:=ABS SOURCE WORD ADDR; READ
4324 * 0406 UBA PB UBNE PL UBA UBNE UBB:=ADJUSTED WORD COUNT; SF4B FOR PB REL
4325 * 0407 RH PB UBNE JSZ ETO3 NFSS RA JSB MVB1 UBA:=ENDING SOURCE WORD ADDR
4326 * 0408 MVBD JSZ ETO3 NFSS RA JSB D03G BOUNDS CHECK PL >= STARTING WORD ADDR
4327 * 0409 RA CAD SP4A POS DB ADD SP3B BOUNDS CHECK ENDING WORD ADDR >= PB;
4328 * 040A RA INC SP4A SF3A BNKD JSB DBBC BKK4 UBA:=ENDING SOURCE WORD ADDR
4329 * 040B MVB1 SP2B JSBS DBCC HBF2 RH ADD SP3B BOUNDS CHECK PL >= ENDING WORD ADDR
4330 * 040C RA SUB RH F3A RB RC XOR LBF5 BOUNDS CHECK STARTING WORD ADDR >= PB; JSB
4331 * 040D RA ADD RH UNC JSBI MVBA XR0 UNCLE ZERO JSB TO EMPTY TOS TO 3 IF NOT SPLIT BANKS;
4332 * 040E MVBS JSB MBSR UNC SP3B ADD RAB4 JSB FOR STACK DECREMENT IF BYTE COUNT = 0
4333 * RA CAD SP4A POS DB ADD SP3B SP4A:=<BYTE COUNT>-1 IF > 0; SP3B:=DB
4334 * RA INC SP4A SF3A BNKD JSB DBBC BKK4 UNCLE SP4A:=<BYTE COUNT>+1, SF3A FOR REVERSE MOVE;
4335 * 040B MVB1 SP2B JSBS DBCC HBF2 RH ADD SP3B BKK4:=SOURCE BANK, JSB TO FORM SOURCE ADDR
4336 * 040C RA SUB RH F3A RB RC XOR LBF5 F2:=SOURCE PTR(15); CHECK TARGET ADDR;
4337 * 040D RA ADD RH UNC JSBI MVBA XR0 UNCLE SP3B:=STARTING SOURCE WORD ADDRESS
4338 * 040E MVBS JSB MBSR UNC SP3B ADD RAB4 RH:=-(WORD COUNT) IF REVERSE MOVE;
4339 * 040F RA ADD RH UNC JSBI MVBA XR0 UNCLE F5B:=SOURCE AND TARGET ADDRESSES SKEWED
4340 * 0410 RA ADD RH UNC JSBI MVBA XR0 UNCLE RH:=(WORD COUNT) IF FORWARD MOVE; ALIGNED
4341 * 0411 RA ADD RH UNC JSBI MVBA XR0 UNCLE XRO:=1, JSB IF ALIGNED MOVE
4342 * 0412 RA ADD RH UNC JSBI MVBA XR0 UNCLE JSB IF REVERSE SKEWED MOVE; READ SOURCE WORD

```



C. S.		MOVE BYTES Instruction															
NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
4419																	
4420																	
4421																	
4422																	
4423	0423	MBSR	OPA	ADD	RRZ	XRO		RH	ADD	LSR	RH			NF2		XRO:=LEFT TARGET BYTE; RH:=WORD COUNT, SKIP IF EVEN SOURCE PTR	
4425	0424		OPA	ADD	LRZ	SP4A		RH	CAD	LSR	RH			UNC		SP4A.(0:8):=RIGHT SOURCE BYTE;	
4428			OPA	ADD	RLZ				JSB	BBRC	SP2B			UNC		RH:=WORD COUNT IF ODD SOURCE PTR	
4429	0425															UBA.(8:8):=LEFT SOURCE BYTE;	
4431																SP2B:=0 AND JSB IF EVEN SOURCE PTR	
4432	0426	UBA	XRO	IOR		XRO	DATD		INC		SP2B					XRO:=FIRST WORD, WRITE; SP2B:=1	
4434	0427	BBERC	RB	RC	JSBC	MBSR	ZERO	SP3B	CAD		SP3B	RAB4				JSB IF SOURCE AND TARGET PTRS OVERLAP BY ONE	
4436																SP3B:=SP3B-1, READ SOURCE WORD	
4437	0428	BSRO			JSB	BAR4	TEST	RH	XRO	OPB	BSR2	RH		NEG		JSB IF INTERRUPT; JSB IF (WORD COUNT - 1)<0	
4439	0429		OPA	ADD	LRZ	SP4A										SP4A.(0:8):=RIGHT SOURCE BYTE;	
4441																UBB.(8:8):=LEFT SOURCE BYTE	
4442	042A	UBB	SP4A	IOR			DATD	0002	SP2B	ADDL		SP2B				WRITE TARGET WORD; SP2B:=SP2B+2	
4444	042B		JSB	BSRO			UNC	SP3B	CAD		SP3B	RAB4				JSB BACK; SP3B:=SP3B-1, READ SOURCE WORD	
4446	042C	BSR2	SP1B	ADD			ROD	RA	SP2B	JSB	BAR4	RA				READ LAST TARGET BYTE;	
4448																(S):=(S) + #BYTES MOVED, JSB IF 0	
4449	042D	BSR3			JSB	BAR3	UNC	RA	SP2B	INC		RA				JSB; RA:=-RA + #BYTES MOVED + 1	
4451																	
4452																	
4453																	
4454																	
4455																	
4456	042E	MBSR	SP4A	ADD	SWAB	F2	RH		ADD		CTR			NF4B		UBA:=LEFT SOURCE BYTE, SKIP IF ODD SOURCE;	
4458																CTR:=(WORD COUNT).(8:8)	
4459	042F	UBA	SP4A	IOR		XRO			ADD							RSE	
4461																	XRO:=LEFT SOURCE BYTE IN BOTH BYTES;
4462	0430	BBRO			JSB	BAR4	TEST		SP2B	REPC							TSIF SOURCE WAS PB RELATIVE > 0
4464																	JSB IF INTERRUPT;
4465	0431		XRO	ADD		DATD	UBB	XRO	INC		SP2B	DCTR	CTRO				UBB:=SP2B, REPC IF WORD COUNT > 0
4467																	WRITE DUPLICATED SOURCE BYTE;
4468	0432		SP2B	ADD	LSR			RA	SP2B	JSB	BAR4	RA		ZERO			SP2B:=UBB:=SP2B+2, CTR:=STR-1, CTR=0?
4470																	UBA:=NUMBER OF WORDS MOVED;
4471	0433	RH	UBA	SUB	RRZ	NZRO	RA		ADD		RA						(S):=(S) - #BYTES MOVED, JSB IF 0
4473																	UBA:=(REMAINING WORD COUNT).(8:8),
4474	0434	SP1B	JSB	BRR1		ROD		UBA	ADD		CTR			NZRO			SKIP IF TBUSA (< 0; RESTORE RA
4476																	JSB & READ LAST TARGET WORD IF WORD COUNT=0;
4477	0435		JSB	BRR0		UNC			ADD					DCTR			CTR:=(WORD COUNT).(8:8), SKIP IF (< 0
4479	0436	BRR1	XRO	ADD	RRZ	SP4A			ADD		BAR3	RA		UNC			JSB BACK; CTR:=XFF IF (WORD COUNT).(8:8)=0
4481	0437	MVBA	RH		ADD	LSR	SP4A	NF3A	SP3B		ADD						SP4A.(8:8):=SOURCE BYTE; RA:=0 JSB
4483																	SP4A:=WORD COUNT, SKIP IF NOT REVERSE MOVE
4484	0438		OPA	JSB	MBAR	UNC			ADD		SP2B						READ SOURCE WORD, INTO OPA AND OPB
4486		SWARN															UBA:=TARGET WORD; SP2B:=0

MOVE BYTES Instruction  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C.S. ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

4488  
4489  
4490  
4491  
4492  
4494  
4495  
4497  
4499  
4501  
4503  
4505  
4507  
4508  
4510  
4511  
4513  
4514  
4516  
4517  
4519  
4520  
4522  
4524  
4525  
4526  
4527  
4528  
4529  
4531  
4532  
4534  
4536  
4538  
4540  
4542  
4544  
4545  
4547  
4548  
4550  
4551  
4553  
4554  
4556  
4557  
4559  
4561

```

*****
*   move bytes aligned forward
*****
0439  MBAF      UBA  ADD  LLZ  SP4A          SP4A JSB  BAFO RH          NF2
043A  OPA  ADD  RRZ          RH          CAD  LSR  RH
043B  IOR          SP4A          JSBI BAF1 SP2B
043C  BAFO      UBA  JSB  BAF4      DATA  TEST  RH  XRO JSBS BAF2 RH  UNC
043D  OPA  ADD  DATA 0002 SP2B ADDL SP2B
043E  BAF1      JSB  BAF0      UNC  SP3B  INC  SP3B RAB4
043F  BAF2      SP1B ADD          ROD  RA  SP2B JSBS BAF4 RA  ZERO

0440  OPA  ADD  LLZ  SP4A          RA  SP2B CAD  RA
0441  BAF3      OPA  ADD  RRZ          RB  SP2B INC  RB
0442  UBA  SP4A JSB  D03G      DATA  RC  SP2B INC  RC
0443  BAF4      RA  ADD          NZRO  RB  SP2B ADD  RB
0444  JSB  D03G      UNC  RC  SP2B ADD  RC
0445  JSZ  IRDN      UNC  RA  SP2B SUB  RA  CF4B

*****
*   move bytes aligned reverse
*****
0446  MBAR      UBA  ADD  RRZ  SP4A          SP4A JSB  BARO RH          F2
0447  OPA  ADD  LLZ          RH          CAD  LSR  RH
0448  UBA  SP4A IOR          DATD  TEST  RH  XRO JSBS BAR2 RH  UNC
0449  BAR0      OPA  JSB  BAR4      DATA  TEST  RH  XRO JSBS BAR2 RH  NEG
044A  OPA  ADD  DATD 0002 SP2B ADDL SP2B
044B  BAR1      JSB  BAR0      UNC  SP3B  CAD  SP3B RAB4
044C  BAR2      SP1B ADD          ROD  RA  SP2B JSB  BAR4 RA  ZERO

044D  OPA  ADD  RRZ  SP4A          RA  SP2B INC  RA
044E  BAR3      OPA  ADD  LLZ          RB  SP2B CAD  RB
044F  UBA  SP4A JSB  D03G      DATD  RC  SP2B CAD  RC
0450  BAR4      RA  ADD          NZRO  RB  SP2B SUB  RB
0451  JSB  D03G      UNC  RC  SP2B SUB  RC
0452  JSZ  IRDN      UNC  RA  SP2B ADD  RA  CF4B

```

```

COMMENT
SP4A:=LEFT TARGET BYTE;
JSB IF SOURCE PTR EVEN; RH:=WORD COUNT
UBA:=RIGHT SOURCE BYTE; RH:=WORD COUNT - 1
WRITE FIRST WORD; SP2B:=1; JSB TO READ
JSB IF INTERRUPT; JSB IF (WORD COUNT - 1)<0
WRITE TARGET WORD; SP2B:=SP2B+2
JSB BACK; SP3B:=SP3B+1; READ SOURCE WORD
READ LAST TARGET BYTE;
(S):=(S) - #BYTES MOVED; JSB IF 0
SP4A:=LEFT SOURCE BYTE;
RA:=RA - #BYTES MOVED - 1
UBA:=RIGHT TARGET BYTE;
RA:=RB + #BYTES MOVED + 1
WRITE LAST WORD; JSB FOR STACK DECREMENT;
RC:=RC + #BYTES MOVED + 1
SKIP IF NOT FINISHED;
(S-1):=(S-1) + #BYTES MOVED
JSB TO FINISH; (S-2):=(S-2) + #BYTES MOVED
JSB FOR INTERRUPT;
(S):=(S) - #BYTES MOVED; CF4B

SP4A:=RIGHT TARGET BYTE;
JSB IF SOURCE PTR ODD; RH:=WORD COUNT
UBA:=LEFT SOURCE BYTE; RH:=WORD COUNT - 1
WRITE FIRST TARGET WORD; SP2B:=1; JSB
JSB IF INTERRUPT; JSB IF (WORD COUNT - 1)<0
WRITE TARGET WORD; SP2B:=SP2B+2
JSB BACK; SP3B:=SP3B-1; READ SOURCE WORD
READ LAST TARGET WORD;
(S):=(S) + #BYTES MOVED; JSB IF 0
SP4A:=RIGHT SOURCE BYTE;
RA:=RA + #BYTES MOVED + 1
UBA:=LEFT TARGET BYTE;
RB:=RB - #BYTES MOVED - 1
WRITE LAST WORD; JSB FOR STACK DECREMENT;
RC:=RC - #BYTES MOVED - 1
SKIP IF NOT FINISHED;
(S-1):=(S-1) - #BYTES MOVED
JSB TO FINISH; (S-2):=(S-2) - #BYTES MOVED
JSB FOR INTERRUPT;
(S):=(S) + #BYTES MOVED; CF4B

```







4693  
4694  
4695  
4696  
4697  
4698  
4699  
4700  
4701  
4702  
4703  
4704  
4706  
4707  
4709  
4710  
4711  
4713  
4714  
4716  
4717  
4719  
4720  
4722  
4724  
4725  
4726  
4728  
4729  
4730  
4732  
4734  
4735  
4736  
4737  
4738  
4739  
4740  
4741  
4742  
4743  
4744  
4745  
4747  
4748  
4750  
4751  
4752  
4754  
4755  
4757  
4758  
4760  
4761  
4763  
4765

```

***** ALU A *****
***** ALU B *****
* DBCC checks the DB relative starting byte address and the
* ending address for the source pointer in byte moves. The
* absolute starting word address is returned in RH. Bit 15
* of the source byte pointer is returned in SP2B. Upon entry,
* SP4A should contain the byte count minus 1 if positive and
* plus one if negative. Addresses are checked against SM, and
* if SM is exceeded, routine GSMC is entered for further
* checking. Entered with SP3B = DB
*****
0489 DBBC RB ADD LSR RH NFSS SP3B DL SUB CF1 NCRY RH:=SOURCE WORD PTR, SKIP IF NOT SPLIT BNKS;
048A SM ADD CF1 Z DB SUB CTF1 SKIP IF NOT (DB >= DL) CF1
UBA:=SM, OVERRIDE CLEAR F1 IF SPLIT BANKS;
SET F1 IF NOT SPLIT STACK (SPLIT STACK IF
FSS OR (Z < DB) OR (DB < DL))
048B UBA DB SUB NF1 0001 RB ANDL SP2B UBB:=SM - DB, SKIP IF SPLIT STACK;
SP2B:=UBB:=SOURCE PTR(15)
048C RH UBA CAD CTF1 UBB SP4A ASR F1:=(SOURCE PTR > (SM - DB));
UBB:=ADJUSTED WORD COUNT
048D RB ADD LSR F1HB UBB DB ADD UBA:=WORD PTR + 32K IF NOT SPLIT STACK;
UBB:=WORD COUNT + DB
048E UBA DB ADD RH ROX4 UBA UBB ADD SP1B RH:=ABS START ADDR; SP1B:=ABS ENDING ADDR
048F UBB SM JSBC GSMC CRRY UBB DL BNDE PSHR JSB IF ENDING ADDR > SM;
BOUNDS CHECK ENDING ADDR >= DL
PSHR AFTER RSB AND BEFORE POSSIBLE JSB
JSB IF STARTING ADDR > SM;
BOUNDS CHECK STARTING ADDR >= DL (1002)
MOVED RSB DOWN TO AVOID S KILL XXXX (1002)
0490 RH SM JSBC GSMC CRRY RH DL BNDE {1002}
0491 ADD ADD POPR TICB
0492 ADD ADD RSB {1002}
*****
* DBCC checks the DB relative starting byte address and the
* ending address for the target pointer in byte moves. The
* absolute starting word address is returned in RH, and the
* ending address in SP1B. A read is initiated into OPA for
* the starting address. Upon entry, SP4A should contain the
* byte count minus 1 if positive and plus one if negative.
* Addresses are checked against SM, and if SM is exceeded,
* routine GSMC is entered for further checking.
*****
0493 DBCC RC ADD LSR RH NFSS SP3B DL SUB CF1 NCRY RH:=TARGET WORD PTR, SKIP IF NOT SPLIT BNKS;
0494 SM ADD CF1 Z DB SUB CTF1 SKIP IF NOT (DB >= DL) CF1
UBA:=SM, OVERRIDE CLEAR F1 IF SPLIT BANKS;
SET F1 IF NOT SPLIT STACK (SPLIT STACK IF
FSS OR (Z < DB) OR (DB < DL))
0495 UBA DB SUB NF1 0001 RC ANDL UBA:=SM - DB, SKIP IF SPLIT STACK;
UBB:=TARGET PTR(15)
0496 RH UBA CAD CTF1 UBB SP4A ASR F1:=(TARGET PTR > (SM - DB));
UBB:=ADJUSTED WORD COUNT
0497 RC ADD LSR F1HB UBB DB ADD UBA:=WORD PTR + 32K IF NOT SPLIT STACK;
UBB:=WORD COUNT + DB
0498 UBA DB ADD RH ROD UBA UBB ADD SP1B RH:=ABS STARTING ADDR; SP1B:=ABS ENDING ADDR
0499 UBB SM JSBC GSMC CRRY UBB DL BNDE PSHR JSB IF ENDING ADDR > SM;
BOUNDS CHECK ENDING ADDR >= DL

```

BOUNDS CHECKING ROUTINES for MVB and CMPB

C S	ALU A	ALU B	*****										COMMENT		
ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	
4766															PSHR AFTER RSB AND BEFORE POSSIBLE JSB
4767	049A	RH	SM	JSBC	GSMC		CRRY	RH	DL	BNDE					JSB IF STARTING ADDR > SM;
4769															BOUNDS CHECK STARTING ADDR >= DL
4770															PUT RSB BACK (ORIGINALLY 2511) (1002)
4771	049B			ADD						ADD			POPR	TICB	RESTORE WHERE TO RETURN (1002)
4773															TICB SLOWS RSB TO RANK2 SO POPR TAKES (1002)
4774	049C			ADD						ADD				RSB	AND RETURN WITH OUT S TRASH (1002)
4776				*****											
4777		*		This routine jumps to BNDV if not privileged or if not split *											
4778		*		stack and the starting and ending addresses "span" (SM + 1). *											
4779		*		In other words, the move would go through its parameters. *											
4780		*		The problem with this occurs in the event an interrupt is *											
4781		*		serviced immediately after moving the bytes at SM. After *											
4782		*		returning from the interrupt, then effective byte address *											
4783		*		would be mapped into the DL to DB area. *											
4784		*		*****											
4785		*													
4786	049D	GSMC		JSB	FSSR		FSS	Z	RH	SUB			POPR	CRRY	JSB IF SPLIT BANKS;
4788															POPR SKIP IF Z >= STARTING ADDR
4789	049E		STA	JSZ	BNDV		POS	Z	SP1B	SUB					JSB FOR BNDV IF NOT PRIVILEGED.
4791															SKIP IF NOT (Z >= ENDING ADDR)
4792	049F	RH	DL	BNDE						JSZ	BNDV			UNC	BOUNDS CHECK STARTING ADDR >= DL
4794															JSB FOR BNDV IF NOT ((STARTING ADDR > Z)
4795															AND (ENDING ADDR > Z)); DROPPED RSB (2527)
4796	04A0	FSSR		ADD			RSB			ADD					RSB IF SPLIT BANKS TO LINE AFTER CALL
4798															TO DBBC OR DBCC

PAGE 101  
RECORD  
NO

Move Bytes While Instruction  
\*\*\*\*\* ALU A \*\*\*\*\*  
C S ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:26 AM

COMMENT

```
4800 *****  
4801 * A new trap (#MWOL) is implemented in this instruction. The *  
4802 * trap occurs if the source byte pointer ever equals the *  
4803 * starting value of the target pointer, except where the two *  
4804 * are the same to begin with. In the event of this trap, the *  
4805 * last word pointed at by the value in S-1 is not moved. *  
4806 *****  
4807 *  
4808 $LUT INSTR=MVBW:0 010 000 010 0xx xxx, DB, SR=2, ENTRY=MVBW  
4809 *  
4810 04A1 MVBW DB ADD NFSS Z DB SUB NCRY UBA := DB, skip if not split banks;  
4812 Skip if DB > Z  
4813 04A2 SR SM ADD CF1 UBA DL SUB CTF1 UBA := S, clr F1 if split banks, (overrides  
4815 set F1 in ALUB); Set F1 if not split stack  
4816 04A3 UBA DB SUB RH NF1 RA ADD LSR RH := UBA := S - 1 - DB, skip if split stack  
4818 : UBB := source word pointer  
4819 04A4 UBB UBA SUB CTF1 RB ADD LSR NF1 if not split stack F1 := swptr > S - 2;  
4821 UBB := target wrd ptr, skip if split stack  
4822 04A5 RA ADD LSR F1HB UBB RH SUB CTF1 UBA := source word ptr + 32K in necessary;  
4824 If not split stack F1 := twptr > S - 2  
4825 04A6 RB ADD LSR SPOA F1HB UBA DB ADD SPIB ROD SPOA := target word ptr + 32K if necessary;  
4827 SPIB := absolute source address, read  
4828 04A7 JSZ ETO2 NFSS UBB DL BNDE Empty TOS to 2 if not split banks;  
4830 Bounds check source address >= DL  
4831 04A8 SPOA DB ADD SP4A ROD RA RB XOR LBF5 SP4A := absolute target address, read;  
4833 Set F5 if move is skewed  
4834 04A9 0004 CIR ANDL UBA DL BNDE UBA := upshift bit;  
4836 Bounds check target address >= DL  
4837 04AA OPA ADD LRZ RH UBA CAD CTF1 F5B RH := left target byte;  
4839 F1 := upshift bit, skip if skewed move  
4840 04AB SM INC SPOA JSB MBWA UNC SPOA := SM + 1; Jump if aligned move
```



Move Bytes While Instruction

\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*

4913  
4914  
4915  
4916  
4917  
4919  
4921  
4922  
4924  
4925  
4927  
4928  
4930  
4931  
4933  
4934  
4935  
4937  
4938  
4940  
4941  
4943  
4944  
4946  
4947  
4949  
4950  
4952  
4953  
4955  
4956  
4958

```

C. S.      Move Bytes While Instruction
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP
***** ALU A *****
***** ALU B *****
" common routines "
*****
04C0 MBWX RA SP2B CAD ADD UBA RB LBF5
04C1 SP4A ADD ROBD RB UBA ADD RB LBF5
04C2 RA CAD RA SM JSBI D03S SP3B NF5B
04C3 SPOA SP4A BNDG OPB ADD RRZ
04C4 UBB XRO JSB D03S DATA SP3B SP1B BNDE
04C5 MAOE JSB MWAO UNC OPB ADD RRZ RH CCB
04C6 MBWI UBA SP2B SUB UBA ADD RA
04C7 RB UBA ADD RB JSZ IRDN UNC
04C8 USHT FFDF RH ANDL 0040 RH ANDL ZERO
04C9 ADD RSB UBA ADD RH
04CA WBC1 CAD SPOA FSS Z JSZ BNDV NPRV
04CB UBB SP1B JSZS BNDV CRRY RH ADD RSB
04CC WBC4 CAD SPOA FSS Z JSZ BNDV NPRV
04CD UBB SP1B JSZS BNDV CRRY ADD RSB

```

COMMENT

```

UBA := number of bytes moved
Read last target word; Inc target ptr by
# of bytes moved; set F5 if odd
Dec source ptr; SP3B := SM + 1; jump to
stack decrement if target pointer > SM + 1;
Bounds violation if last tar addr > SM + 1;
UBB := right target byte
Write last byte; jump for stack decrement;
Bounds violation if last src addr > SM + 1
Enter here for aligned/odd case to skip 1st
test for interrupts;
RH := right source byte; set CCB
UBA := number of bytes moved;
(S) := updated (S)
Inc target ptr by # of bytes moved;
Enter interrupt handler after FAKENEXT
UBA := upshifted character;
Skip if not alpha, i.e., <= %100
Return;
RH := upshifted character if alpha
SPOA := -1 as new limit; skip if split banks
UBB := Z; bounds violation if non-priv
Bounds viol'n if Z >= src addr & not split
banks (and addr > SM); UBB := RH; return
SPOA := -1 as new limit; skip if split banks
UBB := Z; bounds violation if non-priv
Bounds viol'n if Z >= tar addr & not split
banks (and addr > SM); Return

```

RECORD NO	C S ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
4960																
4961																***** Scan While (SCW) Instruction - #MTSW is the entry point for
4962																the Scan While and Move to Data Segment (MTDS) instructions
4963																The SR preadjust is set to 2 for SCW. The TOS registers
4964																are emptied unless DB-bank is not equal to S-bank (FSS).
4965																The address to be scanned may be greater than SM in
4966																privileged mode if also greater than Z. Allowing the
4967																address to "go through" SM + 1 except in split stack
4968																could cause indeterminate results if an interrupt is
4969																serviced after the word at SM is scanned. Upon return
4970																from interrupt the next address would be mapped into the
4971																DL to DB area.
4972																*****
4973																*
4974	04CE	SCW		DB	ADD		NFSS	Z	DB	SUB						NCRY UBA:=-DB, SKIP IF NOT SPLIT BANKS;
4976																SKIP IF NOT (Z >= DB)
4977	04CF		SR	SM	ADD		CF1	UBA	DL	SUB						CTF1 UBA:=-SR + SM, CF1 IF SPLIT BANKS;
4979																SET F1 IF NOT SPLIT STACK (SPLIT STACK
4980																IF FSS OR (Z < DB) OR (DB < DL))
4981	04D0			RB	ADD	LSR	NF1	UBA	DB	CAD						NF1 UBA:=-WORD POINTER, SKIP IF SPLIT STACK;
4983																UBB:=(SR + SM) - DB - 1, skip if split stack
4984	04D1				JSZ	ETO2	NFSS	UBA	UBB	SUB						CTF1 JSB TO EMPTY TOS TO 2 IF NOT SPLIT BANKS;
4986																F1:=-WORD POINTER >= {S - 1 - DB}
4987																{WORD ADDR > (S - 2)};
4988	04D2			RB	ADD	LSR	F1HB		RA	ADD	RRZ	SP2B				UBA:=-WORD PTR + 32K IF NOT SPLIT STACK;
4990																SP2B:=-TEST CHARACTER
4991	04D3			RA	ADD	LRZ	XRO	FSS	UBA	DB	ADD	SP3B	ROAD			XRO:=-TERMINAL CHARACTER, SKIP IF FSS;
4993																SP3B:=-ABSOLUTE WORD ADDR, READ
4994	04D4		UBB	SM	JSBC	SWUB	CRRY	UBB	DL	BNDE						JSB IF (ADDR > SM) AND NOT SPLIT BANKS;
4996																BOUNDS CHECK ADDR >= DL
4997	04D5			RB	JSB	SCW1	ODD		SM	INC		RH				UBA:=-SOURCE BYTE POINTER, JSB IF ODD;
4999																RH=SM + 1
5000	04D6	SCW0		OPA	ADD	LRZ	SP4A		UBA	ADD		RB				NF2 SP4A:=-UBA:=-LEFT SOURCE BYTE;
5002																INCREMENT BYTE PTR, SKIP IF SPLIT BANKS
5003	04D7		UBA	SP2B	JSBS	SCW2	NZRO	SP3B	RH	JSBS	SBCK					CRRY JSB IF SOURCE BYTE <> TEST CHARACTER;
5005																JSB IF WORD ADDR >= (SM + 1) AND
5006																NOT SPLIT BANKS
5007	04D8			JSZ	IRDN		TEST	RB		INC		RB				JSB IF INTERRUPT; INCREMENT BYTE PTR
5009	04D9	SCW1		OPA	ADD	RRZ	SP4A		SP3B	INC						SP4A:=-UBA:=-RIGHT SOURCE BYTE;
5011																INCREMENT SOURCE WORD ADDR, READ
5012	04DA			RB	JSBI	SCW0	UNC	UBA	SP2B	JSBS	SCW2					NZRO UBA:=-INCREMENTED BYTE PTR;
5014																JSB IF SOURCE BYTE <> TEST CHARACTER
5015	04DB	SCW2		XRO	ADD				SP4A	ADD						UBA:=-TERMINAL CHARACTER;
5017																SET CCB ON LAST CHARACTER SCANNED
5018	04DC			ADD				UBA	SP4A	XOR						SKIP IF TERMINAL CHAR = LAST CHAR, SCRY
5020	04DD			ADD	JSB	D03G	UNC			ADD						CCRY JSB FOR STACK DECREMENT;
5022																CLEAR CARRY IF TERMINAL CHAR <> LAST CHAR
5023	04DE	SWUB		ADD			RSB			JSZ	BNDV					NPRV RSB UNLESS...; JSB FOR BNDV IN NPRV

C. S. SCAN UNTIL Instruction  
ADDR ALU A ALU B  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

```

*****
* Entered from #MFSU, which is the entry point for both the *
* Move From Data Segment (MFDS) and the Scan Until (SCU) *
* instructions. The SR preadjust is set to 2. The TOS *
* registers are emptied unless in split-bank mode (FSS). The *
* address to be scanned may be greater than SM in privileged *
* mode if also greater than Z. Allowing the address to "go *
* through" SM + 1 except in split stack mode could cause *
* indeterminate results if an interrupt is serviced after the *
* word at SM is scanned. Upon return from the interrupt the *
* next address would be mapped into the DL to DB area. *
*****
04DF SCU DB ADD NFSS Z DB SUB NCRY UBA := DB, skip if not split banks;
04E0 SR SM ADD CF1 UBA DL SUB CTF1 UBA := S, clear F1 if split banks; Set F1
04E1 RB ADD LSR NF1 UBA DB CAD NF1 UBA := word pointer, skip if split stack;
04E2 JSZ ETO2 NFSS UBA UBB SUB CTF1 UBB := S - DB - 1, skip if split stack
04E3 RB ADD LSR F1HB RA ADD LRZ XRO UBA := word pointer + 32K if not split stack
04E4 RA ADD RRZ XRO FSS UBA DB ADD SP3B ROAD XRBO := terminal character
04E5 UBB SM JSBC SWUB CRRY SM INC RH XRAD := test character, skip if split banks;
04E6 RB JSB SCU1 ODD SP3B DL BNDE NF2 SP3B := absolute word address, read
04E7 SCU0 OPA ADD LRZ SP3B RH JSBS SBCK CRRY Check for BNDV if address > SM and not split
04E8 UBA XRO JSBS SCU2 ZERO UBA XRO JSBS SCU3 NF2 banks, RH := SM + 1
04E9 SCU1 OPA JSZ IRDN TEST RB INC RB SP3B ROAD NF2 Jump if right byte; Bounds check
04EA SCU1 OPA ADD RRZ SP3B INC RB SP3B ROAD CRRY address >= DL, skip if split banks
04EB UBA XRO JSBS SCU2 ZERO UBA XRO JSBS SCU3 ZERO UBA := left source byte; Check for BNDV if
04EC JSB SCU0 UNC RB INC RB NF2 address >= SM + 1 and not split banks
04ED SCU2 JSB D03S UNC ADD CCRY JSB FOR STACK DECREMENT; CCRY
04EE SCU3 JSB D03S UNC ADD CCRY JSB FOR STACK DECREMENT; SCRY
04EF SBCK CAD RH Z JSZ BNDV NPRV RH := %FFFF AS NEW LIMIT;
04F0 OPA ADD LRZ RSB SP3B UBB JSZC BNDV NCRY UBB := Z; BOUNDS VIOLATION IF NOT PRIVILEGED
0992 UBA := LEFT SOURCE BYTE RSB;
BOUNDS VIOLATION IF NOT (ADDR > Z)

```

Stack Decrement Routines for Moves (0-3)

C.S.	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
5094															
5095															
5096															
5097															
5098															
5099	04F1	D03S	0003	CIR	ANDL					JSB	D03G			SRG2	UBA:=STACK DECREMENT BITS OUT OF CIR; JSB IF SR > 2
5100															
5102															
5103	04F2		SR	UBA	JSBS	D03L		NCRY		ADD					JSB IF NOT (SR >= STACK DECREMENT);
5105	04F3	D03G		CIR	ADD			EVEN		UBA	ADD				SKIP IF NOT STACK DECREMENT OF 1;
5107															UBB:=(SR - STACK DECREMENT)
5108	04F4			UBB	ADD			EPOP		UBA	ADD	LSR		EVEN	UBA:=(SR - STACK DECREMENT); EPOP;
5110															SKIP IF NOT STACK DECREMENT BY 2
5111	04F5				JSZ	NEXT		UNC		ADD				EPP2	JSB FOR NEXT; EPP2
5113	04F6	D03L	UBA	SM	ADD		SP4A			ADD					SP4A:=(SR + SM) - STACK DECREMENT;
5115	04F7		UBA	Q	JSZS	STUN		NCRY		ADD					JSB FOR STUN IF NOT (NEW SM >= Q)
5117	04F8				JSZ	NEXT		UNC		SP4A	ADD		SM	CLSR	JSB FOR NEXT IN ONE CLOCK;
5119															SM:=S - STACK DECREMENT; CLSR



C. S. NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
5121																	
5122																*	
5123																*	
5124																*	
5125																*	
5126																*	
5127																*	
5129	04F9	NSDV	CBFD	ADDL	LBL		SPOA		0002	XR8	SUBL	JSL	MTCP		ZERO	GO TO MTCP IF NOT BFD OR MT CH. PROG (2635)	
5131	04FB		0341	ADDL	XR1						ADD		BKX4		UNC	COPY BFD DISC PROGRAM; COPY MT CHANNEL PROG	
5133	04FC		0313	ADDL	RD		UBA				ADD					SET PROGRAM STARTING ADDRESS; BKX4 := 0	
5135	04FD		FFF2	ADDL	XR7						JSL	UNPK			UNC	SET LENGTH; SET WRITE ADDRESS	
5137	04FE		0002	ADDL						XR5	ADD	LSL				SET VECTOR ADDRESS; UNPACK CHANNEL PROGRAM	
5139			0331	ADDL												UBA <- MEM. ADR. FOR READ SIZE (2635)	
5140	04FF			ADD			UBA				ADD					UBB <- XFER SIZE IN BYTES (2635)	
5142	0500			ADD			UBA				ADD					SET UP FOR MEM. WRITE (2635)	
5144	0501		0359	ADDL			FFFC				ADDL		RD			WRITE CORRECT SIZE IN MEM. (2635)	
5146																SET PROGRAM ADDRESS FOR DISC; SET LENGTH	
5147	0502		SBFD	ADDL	LBL		SPOA				ADD					WRITE OUT BFD STATUS MASK	
5149	0503		0346	ADDL	XR1						JSL	UNPK			WRX4	SET MESSAGE ADDRESS; SET ADDRESS	
5151	0504			ADD							JSL	CLCT	BKX3		UNC	SET DISC ADDRESS; UNPACK MESSAGES	
5153																FINISH BUILDING CHANNEL PROGRAM	
5154																*	
5155																*	
5156																*	
5157																*	
5158																*	
5159																*	
5160																*	
5161																*	
5162																*	
5163																*	
5164																*	
5165																*	
5166																*	
5167																*	
5168																*	
5169																*	
5170																*	
5171	0505	MWP	RA		CAD		SP4A	POS			RA	JSL	MD03	XRO		ZERO	SP4A:=WORD COUNT - 1, SKIP IF > 0;
5173																	XRO:=WORD COUNT, JSB IF = 0
5174	0506		RA		INC		SP4A	SF2		RB	PB	ADD					IF WORD COUNT < 0 THEN SP4A:=COUNT + 1, SF2;
5176																	SP3B:=ABSOLUTE SOURCE ADDR
5177	0507		UBB	PB	BNDE					PL	UBB	BNDE					BOUNDS CHECK ADDR >= PB; CHECK PL >= ADDR
5179	0508		RC	DB	ADD		RH			SP3B	SP4A	ADD					RH:=ABSOLUTE TARGET ADDR;
5181																	UBB:=ENDING SOURCE ADDR
5182	0509		UBB	PB	BNDE					PL	UBB	BNDE					BOUNDS CHECK ADDR >= PB; CHECK PL >= ADDR
5184	050A		RH	SP4A			RH			PL	BNKP	ADD					RH:=ENDING TARGET ADDR, BKX3:=BNKP
5186	050B		RH	SM	JSBC	MWE3		CRRY	RH	DL	BNDE						JSB IF ADDR > SM;
5188																	BOUNDS CHECK ADDR >= DL, SP2B:=ADDR - DL
5189	050C		RH	SM	JSBC	MWE3		CRRY	RH	DL	BNDE						DITTO; DITTO
5191	050D		RC	DB	ADD			WRD		SP3B							WRITE AT (S-2) + DB;
5193																	READ FIRST WORD, SKIP IF FORWARD MOVE
5194	050E		MWD	RA			JSB	MWF1		UNC	ADD						JSB FOR FORWARD MOVE; JSB FOR REVERSE MOVE
5196	050F						SP4A	POS		RA	JSB	MD03	XRO				SP4A:=WORD COUNT - 1, SKIP IF > 0;
5198																	XRO:=WORD COUNT, JSB IF = 0
5199	0510		PA		INC		SP4A	SF2		RB	DB	ADD					IF WORD COUNT < 0 THEN SP4A:=COUNT + 1, SF2;

C S  
ADDR LBL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

Command Set 80 Channel Program Build Module  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

5201  
5202  
5204  
5205  
5207  
5209  
5210  
5212  
5214  
5215  
5217

0511 UBB SM JSBC MWE3 CRRY UBB DL BNDE SP2B

0512 RC DB ADD RH SP3B SP4A ADD

0513 UBB SM JSBC MWE3 CRRY UBB DL BNDE SP2B

0514 RH SP4A ADD RH

0515 MWO RH SM JSBC MWE3 CRRY RH DL BNDE SP2B

0516 RH SM JSBC MWE3 CRRY RH DL BNDE SP2B

0517 MW1 RC DB ADD WRD JSB MWR

COMMENT

SP3B:=ABSOLUTE SOURCE ADDR  
JSB IF ADDR > SM;  
BOUNDS CHECK ADDR >= DL, SP2B:=ADDR - DL  
RH:=ABS TARGET ADDR; UBB:=ENDING SOURCE ADDR  
JSB IF ADDR > SM;  
BOUNDS CHECK ADDR >= DL, SP2B:=ADDR - DL  
RH:=ENDING TARGET ADDR; BKX3:=BNKD  
JSB IF ADDR > SM;  
BOUNDS CHECK ADDR >= DL, SP2B:=ADDR - DL  
DITTO; DITTO  
SEND WRITE ADDR; JSB IF REVERSE MOVE

F2

Move Words Instruction

\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*

5220  
5221  
5222  
5223  
5224  
5226  
5227  
5229  
5230  
5232  
5233  
5235  
5237  
5238  
5240  
5242  
5244  
5245  
5246  
5247  
5248  
5249  
5251  
5253  
5254  
5256  
5257  
5259  
5260  
5262  
5263  
5265  
5266

C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP
0518	MWF	RC	RB	JSBC	MWBF	ZERO	SP3B	ADD					ROA3	
0519	MWF1			JSBI	MWIX	TEST	SP3B	INC					SP3B	ROA3
051A			OPA	JSB	*-1	DATA	RA	UBA	JSBS	MWX	RA		ZERO	
051B	MWX			ADD			RB	XRO	ADD				RB	
051C				JSB	MD03	UNC	RC	XRO	ADD				RC	
051D	MWIX			ADD			RA	XRO	SUB				RB	
051E				ADD			RB	UBB	SUB				RB	
051F				JSZ	IRDN	UNC	RC	SREG	SUB				RC	
0520	MWBF			ADD			RA	ADD					CTR	
0521				JSZ	IRDN	TEST		REPC					SP1B	DCTR CTR0
0522			OPA	ADD		DATA	UBB	INC					SP1B	DCTR CTR0
0523		RB	SP1B	ADD		RB	RA	SP1B	SUB	RRZ			CTR	
0524		RC	SP1B	ADD		RC		UBB	ADD				NZRO	
0525		RA	SP1B	SUB		RA		ADD					DCTR	
0526			JSB	MD03	UNC		UBA	JSB	*-5				NZRO	

COMMENT

\*\*\*\*\*  
\* Move Words Forward, (in the direction of ascending addresses) \*  
\*\*\*\*\*  
JSB IF SOURCE AND TARGET PTRS OVERLAP BY 1;  
READ FIRST SOURCE WORD  
UBA:=1, JSB IF INTERRUPT;  
READ NEXT SOURCE WORD, SP3B:=SP3B + 1  
WRITE TARGET WORD, LOOP BACK;  
WORD COUNT:=WORD COUNT - 1, JSB IF = 0  
; (S-1):=(S-1) + WORD COUNT (MAY BE < 0)  
JSB FOR STACK DECREMENT;  
(S-2):=(S-2) + WORD COUNT  
; UBB:=WORD COUNT - ORIGINAL WORD COUNT  
; (S-1):=(S-1) + NUMBER OF WORDS MOVED  
JSB TO INTERRUPT HANDLER  
(S-2):=(S-2) + NUMBER OF WORDS MOVED  
\*\*\*\*\*  
\* Move Words Blanking Forward, (overlapped forward move) \*  
\*\*\*\*\*  
; CTR:=WORD COUNT.(8:8)  
JSB IF INTERRUPT;  
SP1B:=0, REPC IF CTR <> 0, DCTR  
WRITE SOURCE WORD;  
SP1B:=UBB + 1, DCTR, END REPEAT IF CTR = 0  
(S-1):=(S-1) + NUMBER OF WORDS MOVED;  
UBB:=CTR:=REMAINING WORD COUNT.(8:8)  
(S-2):=(S-2) + NUMBER OF WORDS MOVED;  
SKIP IF CTR <> 0  
(S):=(S) - # OF WORDS MOVED;  
IF CTR=0 THEN CTR:=FF  
JSB FOR STACK DEC; JSB IF REMAINING COUNT

C. S. ADDR	Move Words Instruction										COMMENT				
	ALU A	ALU B					SPEC SKIP								
NO	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	
5269															
5270															
5271															
5272															
5273	0527	MWR	RB	RC	JSBC	MWBR	ZERO	SP3B		ADD			ROA3		JSB IF SOURCE AND TARGET PTRS OVERLAP BY 1, READ FIRST SOURCE WORD
5275	0528	MWR1			JSBI	MWIX	TEST	SP3B		CAD			SP3B	ROA3	UBA:=1, JSB IF INTERRUPT; READ NEXT SOURCE WORD, SP3B:=SP3B - 1
5278															WRITE TARGET WORD, LOOP BACK;
5279	0529		OPA	JSB	*-1	DATD	RA	UBA	JSB	MWX	RA		ZERO		WORD COUNT:=WORD COUNT - 1, JSB IF = 0
5281															
5282															
5283															
5284															
5285															
5286	052A	MWBR			ADD			RA	ADD		CTR				: CTR:=WORD COUNT.(8:8)
5288	052B			JSZ	IRDN	TEST			REPC		SP1B	ICTR	CTRO		JSB IF INTERRUPT;
5290															SP1B:=0, REPC IF CTR <> 0, ICTR
5291	052C		OPA	ADD		DATD	UBB			CAD	SP1B	ICTR	CTRO		WRITE SOURCE WORD;
5293															SP1B:=UBB - 1, ICTR, END REPEAT IF CTR = 0
5294	052D		RB	SP1B	ADD	RB		RA	SP1B	SUB	RRZ	CTR			RB:=RB - NUMBER OF WORDS MOVED;
5296															UBB:=CTR:=REMAINING WORD COUNT.(8:8)
5297	052E		RC	SP1B	ADD	RC			UBB	ADD					RC:=RC - NUMBER OF WORDS MOVED;
5299															SKIP IF CTR <> 0
5300	052F		RA	SP1B	SUB	RA				ADD			ICTR		RA:=RA + NUMBER OF WORDS MOVED;
5302															IF CTR=0 THEN CTR:=01
5303	0530			JSB	MDO3	UNC		UBA	JSB	*-5				NZRO	JSB FOR STACK DEC; JSB IF REMAINING COUNT
5305															
5306															
5307															
5308															
5309															
5310															
5311															
5312	0531	MWE3	DL	ADD		SPOA	NFSS	Z		ADD		SP1B			SPOA:=DL, SKIP IF NOT SPLIT BANKS; SP1B:=Z
5314	0532			ADD			RSB	FFFC		ADDL					RSB IF SPLIT BANKS; UBB:=-4
5316	0533		SM	INC			WRS	SR	UBB	REPC		RG	DCSR	NCRY	WRITE TOS REGISTERS AT SM + 1;
5318															RG:=(SR - 4), REPEAT IF NOT (SR > 4), DCSR
5319															RG HAS BEEN READ IN RANK1 ALREADY IF SR=7
5320	0534			QDWN	ADD		DATA	UBB		CAD			DCSR	NEG	WRITE QDWN;
5322															END REPEAT WHEN (SR - 4) COUNTS DOWN TO < 0
5323	0535		SPOA	SP2B	ADD			RG	SM	INC		SM	INSR		UBA:=DL + (ADDR - DL);
5325															SM:=(SR - 4) + SM + 1 (SM:=S - 3), INSR
5326	0536		UBB	UBA	BNDE			UBB	SP1B	JSZC	STO2			POS	BOUNDS CHECK SM > ADDR, NO RSB HERE (2527)
5328															JSB STOV IF SM > Z AND WITHIN 32K
5329	0537			ADD			RSB			ADD					THIS LINE ADDED TO FIX BNDE-RSB BUG (2527)
5331	0538	MDO3	CTR	ADD			EVEN			ADD					CTR(15) INDICATES STACK DECREMENT OF 1
5333	0539			ADD			EPOP		UBA	ADD	LSR			EVEN	EPOP SKIP IF NOT STACK DECREMENT OF 2
5335	053A			JSZ	NEXT	UNC				ADD				EPP2	JSZ FOR NEXT; EPP2

Move DB to DL Instruction  
\*\*\*\*\* ALU A \*\*\*\*\*  
C.S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

5338 *****
5339 * MBLA is the entry point for the Move DB to DL (MVBL) *
5340 * instruction, the Move Absolute (MABS) instruction, and the *
5341 * two-word clock and hardware dependent instructions. The *
5342 * SR preadjust is set to 0 because of the clock instructions. *
5343 *****
5344 *
5345 $LUT INSTR=MOVBL/MABS:0 010 000 001 00x xxx, DSPL=4, DB. ENTRY=MBLA
5346 *
5347 053B MBLA FFF8 DSPL ADDL BNKD JSZ TRP6 BXX3 NPRV UBA {0:1}=0 IF MABS, UBA:=CIR {13:3};
5348 BXX3:=BNKD FOR MVBL, TRAP IF NOT PRIVILEGED
5349 053C UBA JSB MABS POS 0004 UBA ANDL JSB IF MABS, SKIP IF NOT CIR {13:1}
5350 053D UBA INC LSL JSZ CLKI BXX3 ZERO UBA:=2; BXX3:=0, JSB if 2-word instruction
5351 MVBL SR UBA JSZC ETO3 CRRY JSZ PULM SRZ EMPTY TOS TO 3 IF SR > 2 {#ETO3 CLEAR F1};
5352 RC JSZ PULM NF2 JSZ PUL2 SRL2 PULL ONE TOS IF SR = 0
5353 053F UBA DL ADD SP4A WRS RA JSB MBLR XRO NEG UBA:=(S-2), PULL ANOTHER TOS IF SR <= 2.
5354 (F2 SET IF #ETO3 WAS EXECUTED)
5355 UBA DL ADD SP4A WRS RA JSB MBLR XRO NEG PULL TWO TOS IF SR < 2
5356 0540 UBA DL ADD SP4A WRS RA JSB MBLR XRO NEG SP4A:UBA:=(S-2) + DL (ABSOLUTE TARGET ADDR)
5357 0541 UBA ADD FSS RB DB ADD SP3B ROA3 WRITE USING BNKS
5358 0542 UBA UBB JSBC MWBF ZERO RA JSL D03G XRO:=WORD COUNT, JSB IF REVERSE MOVE
5359 UBA UBB JSBC MWBF ZERO RA JSL D03G UBA:=TARGET ADDR, SKIP IF SPLIT BANKS
5360 0543 JSBI MWIX TEST SP3B INC SP3B ROA3 SP3B:=UBB:=ABSOLUTE SOURCE ADDR, READ INTO A
5361 JSBI MWIX TEST SP3B INC SP3B ROA3 JSB IF TARGET AND SOURCE ADDRS OVERLAP BY 1
5362 0544 OPA JSB *-1 DATA RA UBA JSBS MWX RA AND NOT SPLIT BANKS.
5363 0545 MBLR SP4A ADD FSS RB DB ADD SP3B ROA3 JSB FOR STACK DECREMENT IF WORD COUNT = 0
5364 0546 UBB UBA JSBC MWBR ZERO RA JSL D03G UBA:=1, JSB IF INTERRUPT;
5365 0547 JSBI MWIX TEST SP3B CAD SP3B ROA3 READ NEXT SOURCE WORD, SP3B:=SP3B + 1
5366 0548 OPA JSB *-1 DATD RA UBA JSB MWX RA WRITE TARGET WORD, LOOP BACK;
5367 WORD COUNT:=WORD COUNT - 1, JSB IF = 0
5368 UBB UBA JSBC MWBR ZERO RA JSL D03G UBA:=TARGET ADDR, SKIP IF SPLIT BANKS;
5369 UBB UBA JSBC MWBR ZERO RA JSL D03G UBA:=UBB:=ABSOLUTE SOURCE ADDR, READ INTO A
5370 JSBI MWIX TEST SP3B CAD SP3B ROA3 JSB IF SOURCE AND TARGET ADDRS OVERLAP BY 1
5371 JSBI MWIX TEST SP3B CAD SP3B ROA3 AND NOT SPLIT BANKS.
5372 JSBI MWIX TEST SP3B CAD SP3B ROA3 JSB FOR STACK DECREMENT IF WORD COUNT = 0
5373 0547 JSBI MWIX TEST SP3B CAD SP3B ROA3 UBA:=1, JSB IF INTERRUPT;
5374 0548 OPA JSB *-1 DATD RA UBA JSB MWX RA READ NEXT SOURCE WORD, SP3B:=SP3B - 1
5375 0549 OPA JSB *-1 DATD RA UBA JSB MWX RA WRITE TARGET WORD, LOOP BACK;
5376 0549 OPA JSB *-1 DATD RA UBA JSB MWX RA WORD COUNT:=WORD COUNT + 1, JSB IF = 0
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389

```

Move Absolute Instruction													***** ALU A *****	***** ALU B *****		
C. S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
5392																
5393																
5394																
5395																
5396																
5397																
5398	0549	MABS		SREG	JSZ	PULM		SRZ	0005		ADDL		SP1B			UBA := 2. pull one TOS if SR = 0; SP1B := 5
5400	054A		SR	UBA	JSZC	PULM		NCRY			JSZ	PUL2				Pull one if SR = 2; Pull two if SR = 1
5402	054B		SR	SP1B	JSZS	PULM		NCRY	SR	SP1B	JSZC	PSHM				Pull one if SR = 3 or 4; Push one if SR > 5
5404	054C		SR	SP1B	JSZS	PULM		NCRY	SR	SP1B	JSZC	PSHM				Pull one if SR = 4; Push one if SR = 6
5406	054D			RD	ADD			WRX4		RA	JSB	D07S	XRO			SEND ADDR USING BKK4;
5408																XRO:=WORD COUNT JSB IF ZERO
5409	054E		RA	JSB	MAR			NEG	OOFF	RE	ANDL		BKK4			JSB IF WORD COUNT < 0; BKK4:=BANK ADDR
5411	054F	MAF	RE	RC	SUB			NZRO	OOFF	RC	ANDL		BKK3			SKIP IF BANK ADDRESSES NOT THE SAME;
5413																BKK3:=SOURCE BANK
5414	0550		RD	RB	JSBC	MABF		ZERO		RB	ADD			ROA3		JSB IF TARGET ADDR ONE GREATER THAN SOURCE
5416																AND BANK ADDRESSES ARE THE SAME;
5417																READ FIRST WORD INTO OPA
5418	0551				JSBI	AIXF		TEST	RB		INC		RB	ROA3		UBA:=1 JSB IF INTERRUPT;
5420																READ NEXT SOURCE WORD RB:=RB + 1
5421	0552			OPA	JSB	*-1		DATA	RA	UBA	JSBS	MAX	RA	ZERO		WRITE TARGET WORD, LOOP BACK;
5423																WORD COUNT:=WORD COUNT - 1 JSB IF = 0
5424	0553	MAR	RE	RC	SUB			NZRO	OOFF	RC	ANDL		BKK3			SKIP IF BANK ADDRESSES NOT THE SAME;
5426																BKK3:=SOURCE BANK
5427	0554		RB	RD	JSBC	MABR		ZERO		RB	ADD			ROA3		JSB IF TARGET ADDR ONE LESS THAN SOURCE
5429																AND BANK ADDRESSES ARE THE SAME
5430																READ FIRST WORD INTO OPA
5431	0555				JSBI	AIXR		TEST	RB		CAD		RB	ROA3		UBA:=1 JSB IF INTERRUPT;
5433																READ NEXT SOURCE WORD ADDR:=ADDR - 1
5434	0556			OPA	JSB	*-1		DATD	RA	UBA	JSB	MAX	RA	ZERO		WRITE TARGET WORD, LOOP BACK;
5436																WORD COUNT:=WORD COUNT + 1 JSB IF = 0
5437	0557	AIXR	RB		INC	RB			RA	XRO	JSBS	AIX1		UNC		SOURCE ADDR:=SOURCE ADDR + 1
5439																UBB:=WORD COUNT - ORIGINAL WORD COUNT JSB
5440	0558	MAX			JSB	D07S		UNC	RD	XRO	ADD		RD	SF5B		JSB FOR STACK DECREMENT;
5442																(S-3)=(S-3) + WORD COUNT, SET F5B TO
5443																INHIBIT ADJUSTING (S-1)
5444	0559	AIXF	RB		CAD	RB			RA	XRO	SUB					SOURCE ADDR:=SOURCE ADDR - 1
5446																UBB:=WORD COUNT - ORIGINAL WORD COUNT
5447	055A	AIX1			JSZ	IRDN		UNC	RD	UBB	SUB		RD			JSB FOR INTERRUPT
5449																TARGET ADDR:=TARGET ADDR + # WORDS MOVED

Privileged Move Blanking Routines

```

***** ALU A *****
C S      ALU B *****
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

5451 *
5452 * Move Absolute Blanking Forward - This routine is used by *
5453 * the MABS, MDS, MTDS and MFDS instructions for moves in *
5454 * the direction of ascending addresses where the target *
5455 * address is one greater than the source. Word pointer RC *
5456 * is adjusted for the MTDS instruction instead of RD. *
5457 *
5458 *
5459 055B MABF          ADD          RA ADD      CTR SF5B      ; CTR:=WORD COUNT (8:8)
5461 055C          JSZ  IRDN      TEST          REPC      SP1B DCTR CTRO ; SET F5B TO INHIBIT ADJUSTING (S-1)
5462          OPA  ADD          DATA  UBB          INC      SP1B DCTR CTRO ; JSB IF INTERRUPT;
5464          OPA  ADD          DATA  UBB          INC      SP1B DCTR CTRO ; SP1B:=0, REPC IF CTR <> 0, DCTR
5465          OPA  ADD          DATA  UBB          INC      SP1B DCTR CTRO ; WRITE SOURCE WORD;
5467          OPA  ADD          DATA  UBB          INC      SP1B DCTR CTRO ; SP1B:=UBB + 1, DCTR, END REPEAT IF CTR = 0
5468 055E  RB  SP1B ADD          RB  NF3A RA  SP1B SUB  RRZ  CTR      ; RB:=RB + NUMBER OF WORDS MOVED;
5470 055F  RC  SP1B ADD          RC  UNC      UBB  ADD          NZRO      ; UBB:=CTR:=REMAINING WORD COUNT (8:8)
5471          RC  SP1B ADD          RC  UNC      UBB  ADD          NZRO      ; RC:=RC + NUMBER OF WORDS MOVED IF MTDS;
5473          RD  SP1B ADD          RD          ADD          DCTR      * SKIP IF CTR <> 0
5474 0560  RD  SP1B ADD          RD          ADD          DCTR      ; RD:=RD + NUMBER OF WORDS MOVED IF NOT MTDS;
5476 0561          JSB  D07S      UNC  RA  SP1B JSBS *-5 RA  NZRO      ; IF CTR=0 THEN CTR:=FF
5477          JSB  D07S      UNC  RA  SP1B JSBS *-5 RA  NZRO      ; JSB FOR STACK DEC;
5479          JSB  D07S      UNC  RA  SP1B JSBS *-5 RA  NZRO      ; RA:=RA - NUMBER WORDS MOVED, JSB IF <> 0
5480 *
5481 *
5482 * Move Absolute Blanking Reverse - This routine is used by *
5483 * the MABS and MDS instructions for moves in the direction *
5484 * of descending addresses where the target address is one *
5485 * less than the source. *
5486 *
5487 *
5488 0562 MABR          ADD          RA ADD      CTR SF5B      ; CTR:=WORD COUNT (8:8)
5490 0563          JSZ  IRDN      TEST          REPC      SP1B ICTR CTRO ; SET F5B TO INHIBIT ADJUSTING (S-1)
5491          OPA  ADD          DATD  UBB          CAD      SP1B ICTR CTRO ; JSB IF INTERRUPT;
5493          OPA  ADD          DATD  UBB          CAD      SP1B ICTR CTRO ; SP1B:=0, REPC IF CTR <> 0, ICTR
5494          OPA  ADD          DATD  UBB          CAD      SP1B ICTR CTRO ; WRITE SOURCE WORD;
5496          OPA  ADD          DATD  UBB          CAD      SP1B ICTR CTRO ; SP1B:=UBB - 1, ICTR, END REPEAT IF CTR = 0
5497 0565  RB  SP1B ADD          RB          RA  SP1B SUB  RRZ  CTR      ; RB:=RB - NUMBER OF WORDS MOVED;
5499 0566  RD  SP1B ADD          RD          UBB  ADD          NZRO      ; UBB:=CTR:=REMAINING WORD COUNT (8:8)
5500          RD  SP1B ADD          RD          UBB  ADD          NZRO      ; RD:=RD - NUMBER OF WORDS MOVED;
5502          RA  SP1B SUB          RA          SUB          ICTR      * SKIP IF CTR <> 0
5503          RA  SP1B SUB          RA          SUB          ICTR      ; RA:=RA + NUMBER OF WORDS MOVED;
5505          JSB  D07S      UNC  UBA  JSB *-5 RA  NZRO      ; IF CTR=0 THEN CTR:=01
5506          JSB  D07S      UNC  UBA  JSB *-5 RA  NZRO      ; JSB FOR STACK DEC; JSB IF REMAINING COUNT

```

Move Data Segments Instruction

```

***** ALU A ***** ALU B *****
C.S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
5509 *
5510 * MLBS is the entry point for both the Move DL to DB (MVLB) *
5511 * instruction and the Move Data Segments (MDS) instruction. *
5512 * The SR preadjust is set to 3 for MVLB *
5513 *
5514 *
5515 $LUT INSTR=MVLB/MDS:0 010 000 001 10x xxx, SR=3, ENTRY=MLBS
5516 *
5517 0569 MLBS 0008 CIR ANDL JSZ TRP6 BKK3 NPRV UBA := CIR (12:1); BKK3 := 0. trap if NPRIV
5518 056A 0005 ADDL SP4A JSB MVLB ZERO SP4A := 5; JSB if MVLB instruction
5519 056B MDS SR UBA JSZS PULM NCRY SR UBA JSZC PSHM CRRY Pull 1 if NOT (SR >= 5); Push 1 if SR > 5
5520 056C SR SP4A JSZS PULM NCRY INC LSL SP1B ROX3 Pull 1 if NOT (SR >= 5); SP1B := 2. read DST
5521 pointer @ abs (2)
5522 056D SR SP4A JSZC PSHM CRRY RC RC ADD LSL RG ROX3 Push 1 if SR > 5; RG := src DS# * 4
5523 056E RE RE ADD LSL ROX3 OPB ADD RF ROA3 UBA := tar DS# * 4; RF := adr of DST. read
5524 056F UBA UBB ADD ROX3 RE JSZ DSTV RH ZERO Read 1st word of tar DST entry; RH := tar
5525 DS#; DST violation if it's 0
5526 0570 RE OPA JSZC DSTV CRRY UBA SP1B ADD ROX3 DST violation if tar DS# > DST length.
5527 Read 3rd word of tar DST entry
5528 0571 OPA JSB ADSE NEG UBB INC ROX3 Trap if tar DS absent; Read 4th word of tar
5529 0572 2000 ADDL SP4A OOFF OPB ANDL BKK4 DST entry
5530 SP4A = UBA := mask for referenced bit;
5531 BKK4 := tar DS bank # (8 bits)
5532 0573 UBA OPA IOR DATA UBB ADD SP2B BKK4 := tar DS bank # (8 bits)
5533 0574 RF RF ADD ROX3 RD OPB ADD RF Set ref'd bit for tar; SP2B := tar DS bank #
5534 0575 RF RG ADD ROX3 RC JSZ DSTV SP3B ZERO Read DST length; RF := tar addr
5535 Read 1st word of src DST entry; SP3B := src
5536 0576 RC OPA JSZC DSTV CRRY UBA SP1B ADD ROX3 DS#; DST violation if it's 0
5537 DST violation if src DS# > DST length;
5538 Read 3rd word of src DST entry
5539 0577 OPA JSB ADSC NEG UBB INC ROX3 Trap if src DS absent; Read 4th word of src
5540 0578 UBA SP4A IOR DATA RA OPB XFRR XRO HBF2 DST entry
5541 Set ref'd bit for src; SREGB := src bank #
5542 XRO := word count, set F2 if reversed move
5543 0579 RE JSB FDS1 WRX4 OOFF SREG ANDL BKK3 Set up write to tar adr. JSB
5544 UBB := BKK3 := src bank # (8 bits)
5545 057A ADSE RF ADD SPOA JSZ ABDS UNC SPOA := param (DS#); Trap for absent tar DS
5546 057B ADSC RC ADD SPOA JSZ ABDS UNC SPOA := param (DS#); Trap for absent src DS

```





RECORD NO

C. S. ADDR

MOVE FROM DATA SEGMENT INSTRUCTION  
 \*\*\*\*\* ALU A \*\*\*\*\*  
 \*\*\*\*\* ALU B \*\*\*\*\*  
 LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

5608  
 5609  
 5610  
 5611  
 5612  
 5613  
 5614  
 5615  
 5616  
 5618  
 5620  
 5622  
 5624  
 5626  
 5627  
 5629  
 5631  
 5633  
 5635  
 5636  
 5638  
 5640  
 5642  
 5643  
 5644  
 5648  
 5649  
 5651  
 5652  
 5653  
 5655  
 5656  
 5658  
 5659  
 5661  
 5662  
 5664  
 5665  
 5667  
 5668  
 5670  
 5672  
 5674

```

*****
* MFSU is the entry point for the Move from Data Segment (MFDS) *
* and Scan Until (SCU) instructions. The SR preadjust is set *
* to 2 *
*****
*
$LUT INSTR=MFDS/SCU:0 010 000 001 11.SR=2.ENTRY=MFSU
*
0586 MFSU 0008 CIR ANDL          ADD          BKK3          UBA: =CIR(12:1); BKK3:=0
0587      0004          ADDL          SP4A          UBA   JSL   SCU          ZERO  SP4A:=4; JSB IF SCU INSTRUCTION
0588 MFSU SR   UBA   JSZC PSHM          CRRY          UBA   JSZ   TRP6          NPRV   Trap if not privileged; Else push if SR > 4
0589      SR   SP4A JSZS PULM          NCRY   SR   SP4A JSZC PSHM          CRRY   PULL IF NOT (SR >= 4); PUSH IF SR > 4
058A      SR   SP4A JSZS PULM          NCRY          UBA   INC   LSL   SP1B ROX3  PULL IF NOT (SR >= 4);
058B      SR   SP4A JSZC PSHM          CRRY          RC   JSZ   DSTV RH          ZERO  READ DST POINTER AT LOCATION 2. SP1B:=2
058C      RC   RC   ADD LSL          OPB          UBA   OPB   ADD          ROA3  PUSH IF SR > 4; DSTV IF DS# = 0, RH:=DS#
058D      UBA   UBB   ADD          ROX3 2000   UBA   ADDL          RG          READ FIRST WORD OF DST ENTRY; RG:=BIT MASK
058E      RC   OPA   JSZC DSTV          CRRY          UBA   SP1B ADD          SP1B ROX3  DSTV IF DS# > DS LENGTH;
058F      RG   OPA   IOR          DATA   BNKD ADD          SP2B          READ THIRD WORD OF DST ENTRY. SP1B:=ADDR
0590      OPA   OPA   JSB   ADSC          NEG   SPIB INC          ROX3  SET REFERENCED BIT; SP2B:=BNKD
0591      RD   DB   ADD          RF   WRD   OOFF OPB ANDL          BKK3  ABS IF ABSCENCE BIT; READ FOURTH ENTRY WORD
0592 FDS1 UBB   SP2B SUB          ZERO   RB   OPB   ADD          SP3B ROA3  RF:=TARGET ADDR. WRITE USING BNKD;
0593      ADD          UNC          UBB   JSB   MDSR          F2   BKK3:=SOURCE BANK
0594      RF   UBB   JSBC MABF          ZERO   RA   JSB   D07S XRO          ZERO  Do the blanking test if bank #'s are same;
0595      JSBI DSIX          TEST SP3B   INC          SP3B ROA3  SP3B := src adr, read 1st word in OPA
0596      OPA   JSB   *-1          DATA RA   UBA   JSBS FDSX RA          ZERO  Skip blanking test if bank #'s are not same;
0597 MDSR      JSBI DSIX          TEST SP3B   CAD          SP3B ROA3  UBB := src adr, JSB if reversed MOS
0598      OPA   JSB   *-1          DATD RA   UBA   JSB   FDSX RA          ZERO  JSB for overlapped move if tar adr 1 greater
0599 FDSX 0007 CIR ANDL          RD   XRO JSB   D071 RD          UNC   than src adr; XRBO := word count, JSB for
059A      ADD          RA   XRO SUB          RB   UBB SUB          RB   stack dec if = 0
059B      ADD          RB   UBB SUB          RB   JSB TO INTERRUPT HANDLER;
059C      JSZ   IRDN          UNC   RD   SREG SUB          RD   RD:=RD + NUMBER OF WORDS MOVED
    
```

UBA:=CIR(12:1); BKK3:=0  
 SP4A:=4; JSB IF SCU INSTRUCTION  
 Trap if not privileged; Else push if SR > 4  
 PULL IF NOT (SR >= 4); PUSH IF SR > 4  
 PULL IF NOT (SR >= 4);  
 READ DST POINTER AT LOCATION 2. SP1B:=2  
 PUSH IF SR > 4; DSTV IF DS# = 0, RH:=DS#  
 UBA = DS# \* 4; READ FIRST WORD OF DST  
 READ FIRST WORD OF DST ENTRY; RG:=BIT MASK  
 DSTV IF DS# > DS LENGTH;  
 READ THIRD WORD OF DST ENTRY. SP1B:=ADDR  
 SET REFERENCED BIT; SP2B:=BNKD  
 ABS IF ABSCENCE BIT; READ FOURTH ENTRY WORD  
 RF:=TARGET ADDR. WRITE USING BNKD;  
 BKK3:=SOURCE BANK  
 Do the blanking test if bank #'s are same;  
 SP3B := src adr, read 1st word in OPA  
 Skip blanking test if bank #'s are not same;  
 UBB := src adr, JSB if reversed MOS  
 JSB for overlapped move if tar adr 1 greater  
 than src adr; XRBO := word count, JSB for  
 stack dec if = 0  
 UBA:=1, JSB IF INTERRUPT;  
 READ NEXT SOURCE WORD. SP3B:=SP3B + 1  
 WRITE TARGET WORD. LOOP BACK.  
 WORD COUNT:=WORD COUNT - 1, JSB IF = 0  
 UBA:=1, JSB IF INTERRUPT  
 READ NEXT SOURCE WORD. DEC SOURCE POINTER  
 WRITE TARGET WORD. LOOP BACK.  
 WORD COUNT=WORD COUNT +1, EXIT IF=0  
 UBA:=CIR (13:3) + STACK DECREMENT;  
 RD:=RD + WORD COUNT  
 UBB:=WORD COUNT - ORIGINAL WORD COUNT  
 RB:=RB + NUMBER OF WORDS MOVED  
 JSB TO INTERRUPT HANDLER;  
 RD:=RD + NUMBER OF WORDS MOVED

C. S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

5676 *****
5677 * MTSW is the entry point for the Move to Data Segment (MTDS) *
5678 * and Scan While (SCW) instructions. The SR preadjust is set *
5679 * to 2. *
5680 *****
5681
5682 $LUT INSTR=MTDS/SCW:0 010 000 001 01,SR=2,ENTRY=MTSW
5683
5684 059D MTSW 0008 CIR ANDL          SP4A          ADD      BKK3          UBA:=CIR(12:1); BKK3:=0
5685 059E      0004      ADDL          SP4A          UBA      JSL      SCW      ZERO      SP4A:=4; JSB IF SCW INSTRUCTION
5686 059F      MTSW  SR   UBA  JSZC  PSHM      CRRY      SR   SP4A  JSZC  TRP6      NPRV      Trap if not privileged; Else push if SR > 4
5687 05A0      SR   SP4A JSZS  PULM      NCRY      SR   SP4A JSZC  PSHM      CRRY      PULL IF NOT (SR >= 4); PUSH IF SR > 4
5688 05A1      SR   SP4A JSZS  PULM      NCRY      SR   SP4A JSZC  LSL      SP1B ROX3  PULL IF NOT (SR >= 4);
5689 56.44      SR   SP4A JSZC  PSHM      CRRY      2000  OPB  ADDL      RG      ROA3  READ DST POINTER AT LOCATION 2, SP1B:=2
5690 05A2      RD   RD   ADD  LSL          SPOA ROX3      RD   JSZ  DSTV RH      ZERO      PUSH IF SR > 4; RG:=BIT MASK
5691 05A3      RD   RD   ADD  LSL          SPOA ROX3      RD   JSZ  DSTV RH      ZERO      UBA:=DS# * 4, SF3A TO INDICATE MFDS;
5692 05A4      UBA  UBB  ADD          SPOA ROX3      RD   JSZ  DSTV RH      ZERO      READ FIRST WORD OF DST
5693 5700      UBA  UBB  ADD          SPOA ROX3      RD   JSZ  DSTV RH      ZERO      SPOA:=ADDR OF FIRST WORD OF DST ENTRY, READ;
5694 5702      UBA  UBB  ADD          SPOA ROX3      RD   JSZ  DSTV RH      ZERO      RH:=DS#; DSTV IF DS# = 0
5695 5703      05A5      RD   OPA  JSZC  DSTV      CRRY  UBA  SP1B ADD          ROX3      DSTV IF DS# > DS LENGTH;
5696 5704      05A6      RG   OPA  JSB  ADSD      NEG    UBB  INC          ROA3      READ THIRD WORD OF DST ENTRY
5697 5705      05A7      RC   OPA  IOR          RF   WRX3  OOFF  OPB  ANDL      SP2B      ABDS IF ABSCENCE BIT; READ FOURTH ENTRY WORD
5698 5710      05A8      RC   OPA  ADD          RF   WRX3  OOFF  OPB  ANDL      BKK3      SET REFERENCED BIT IN DST ENTRY; SP2B:=BNKD
5699 5711      05A9      UBB  SP2B XOR          NZRO  RB  DB  ADD          SP3B ROAD  RF:=TARGET ADDR, WRITE USING BKK3;
5700 5712      05AA      RF   UBB  JSBC  MABF      ZERO   RA  JSB  D07S XRO      ZERO   BKK3:=TARGET ADDR
5701 5713      05AB      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD  SKIP IF BANK ADDRESSES NOT THE SAME;
5702 5714      05AC      OPA  JSB  *-1      DATA RA  UBA  JSBS  TDSX RA      ZERO   SP3B:=SOURCE ADDR, READ FIRST WORD INTO OPA
5703 5715      05AD      TDSX 0007 CIR ANDL          RC   XRO  JSB  D071 RC      UNC    JSB FOR OVERLAPED MOVE IF TARGET ADDR ONE
5704 5716      05AE      ADSD  RD   ADD          SPOA          JSZ  ABDS          UNC    GREATER THAN SOURCE;
5705 5717      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD  XRO:=WORD COUNT, JSB FOR STACK DEC IF = 0
5706 5718      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD  UBA = 1, JSB IF INTERRUPT;
5707 5719      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD  READ NEXT SOURCE WORD, SP3B:=SP3B + 1
5708 5720      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD  WRITE TARGET WORD LOOP BACK;
5709 5721      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD  WORD COUNT:=WORD COUNT - 1, JSB IF = 0
5710 5722      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD  UBA:=CIR(13:3) = STACK DECREMENT;
5711 5723      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD  RC:=RC + WORD COUNT
5712 5724      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD  SPOA:=PARAMETER:=DS#; JSB FOR ABSENT DS
5713 5725      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD
5714 5726      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD
5715 5727      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD
5716 5728      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD
5717 5729      JSBI MWIX      TEST  SP3B  INC          SP3B ROAD

```

C.S.  
ADDR

Stack Decrement Routines for Moves (0-7)

5732  
5733  
5734  
5735  
5736  
5737  
5738  
5740  
5741  
5743  
5744  
5746  
5748  
5749  
5751  
5753  
5755  
5757  
5759  
5761

```

***** ALU A ***** ***** ALU B *****
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP
*****
* Stack Decrement Routines for Moves
*
* These routines decrement the stack by from 0 to 7 words.
*****
05AF D07S 0007 CIR ANDL ADD F5B
05B0 D07I SR UBA JSBS D07L NCRY RB XRO ADD RB
05B1 D07G CIR CSR SP4A POS UBA ADD
05B2 UBB ADD EPOP UBA ADD LSR EVEN
05B3 SP4A ADD ODD ADD EPP4
05B4 ADD NEXT ADD
05B5 JSZ NEXT UNC ADD EPP2
05B6 D07L UBA SM ADD
05B7 UBA Q JSZS STUN SP4A NCRY ADD
05B8 JSZ NEXT UNC SP4A ADD SM CLSR

```

COMMENT

```

UBA:=CIR (13:3) = STACK DECREMENT;
SKIP ADJUSTING (S-1) IF F5B
JSB IF NOT (SR >= STACK DECREMENT);
RB =RB + WORD COUNT
SKIP IF NOT DEC BY ONE, UBB =SR - STACK DEC
UBA =SR - STACK DEC, EPOP IF DEC BY ONE;
SKIP IF NOT STACK DEC BY FOUR
SKIP IF DEC BY TWO, EPP4 IF DEC BY FOUR
NEXT IF NOT STACK DEC BY TWO,
JSB FOR NEXT IN ONE CLOCK, EPP2
UBA=(SR + SM) - STACK DECREMENT;
JSB FOR STUN IF NOT (NEW SM >= Q);
JSB FOR NEXT IN ONE CLOCK;
SM =S - STACK DECREMENT, CLSR

```

C. S.  
ADDR

BCY and BNCY instructions

\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*

NO	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
5763																
5764															* BCY instruction, (Branch on carry) - BCY is the entry *	
5765															* point for the direct case, and BCYI is the entry point for *	
5766															* the indirect case.	
5767															*****	
5768															*****	
5769															\$LUT INSTR=BCY:0 001 001 100 0X,DSPL=5,P,ENTRY=BCY	
5770															\$LUT INSTR=BCY:0 001 101 100 0X,DSPL=5,P,INDR,ENTRY=BCYI	
5771															\$LUT INSTR=BCY:0 001 001 100 1X,DSPL=5,P,F2,ENTRY=BCY	
5772															\$LUT INSTR=BCY:0 001 101 100 1X,DSPL=5,P,F2,INDR,ENTRY=BCYI	
5773															*****	
5774	05B9	BCY	0400	STA	ANDL		SPOA		P	ADD			RH		SPOA:=UBA:=CARRY BIT; RH:=P BEFORE INCREMENT	
5776	05BA	BCY1		UBA	ADD			ZERO	UBA	ADD					SKIP IF CARRY; SKIP IF NO CARRY	
5778	05BB			RH	DSPL	ADSB									UBA:=TARGET P, READ INTO NIR; NEXT	
5780	05BC			UBA	PB	UBNE			PL	UBA	UBNE				BOUNDS CHECK TARGET P	
5782	05BD			SPOA	STA	XOR		STA		SREG	JSZ		NEXT	P	UNC	CLEAR CARRY OR OVERFLOW IF SET;
5784															P:=TARGET P AFTER BOUNDS CHECKING, JSB	
5785	05BE	BCYI	0400	STA	ANDL		SPOA		P	ADD					SPOA:=UBA:=CARRY BIT; UBB:=P	
5787	05BF	BCI1	UBB	DSPL	ADSB			RH	ROP	UBA	ADD				NZRO	RH:=UBA:=INDIRECT CELL ADDR, READ;
5789															SKIP NEXT IF CARRY IS SET	
5790	05C0			UBA	PB	SUB			CTF1		ADD				F1:=0 IF BNDV; NEXT IF BRANCH NOT TAKEN	
5792	05C1			RH	OPA	ADD			ROP	PL	RH	UBNE			UBA:=TARGET P, READ INTO NIR; BOUNDS CHECK	
5794	05C2	BCI2	UBA	PB	UBNE					PL	UBA	UBNE			BOUNDS CHECK TARGET P	
5796	05C3			SPOA	STA	XOR		STA		SREG	JSZ		NEXT	P	UNC	CLEAR CARRY OR OVERFLOW IF SET;
5798															P:=TARGET P AFTER BOUNDS CHECKING, JSB	
5799															*****	
5800															*****	
5801															* BNCY instruction, (Branch on no carry) - BNCY is the entry *	
5802															* point for the direct case, and BNCI is the entry point for *	
5803															* the indirect case.	
5804															*****	
5805															*****	
5806															\$LUT INSTR=BNCY:0 001 001 101 0X,DSPL=5,P,ENTRY=BNCY	
5807															\$LUT INSTR=BNCY:0 001 101 101 0X,DSPL=5,P,INDR,ENTRY=BNCI	
5808															\$LUT INSTR=BNCY:0 001 001 101 1X,DSPL=5,P,F2,ENTRY=BNCY	
5809															\$LUT INSTR=BNCY:0 001 101 101 1X,DSPL=5,P,F2,INDR,ENTRY=BNCI	
5810															*****	
5811	05C4	BNCY	0400	STA	ANDL		SPOA		P	ADD			RH		SPOA:=UBA:=CARRY BIT; RH:=P BEFORE INCREMENT	
5813	05C5	BNC1		UBA	ADD			ZERO	UBA	ADD					SKIP IF NO CARRY; SKIP IF CARRY	
5815	05C6			RH	DSPL	ADSB									UBA:=TARGET P, READ INTO NIR; NEXT	
5817	05C7			UBA	PB	UBNE			PL	UBA	UBNE				BOUNDS CHECK TARGET P	
5819	05C8			SPOA	STA	XOR		STA		SREG	JSZ		NEXT	P	UNC	CLEAR CARRY OR OVERFLOW IF SET;
5821															P:=TARGET P AFTER BOUNDS CHECKING, JSB	
5822															SPOA:=UBA:=CARRY BIT; UBB:=P	
5823	05C9	BNCI	0400	STA	ANDL		SPOA		P	ADD					SPOA:=UBA:=CARRY BIT;	
5825															UBB:=P BEFORE INCREMENT	
5826	05CA	BNI1	UBB	DSPL	ADSB		RH	ROP		UBA	ADD				ZERO	RH:=UBA:=INDIRECT CELL ADDR, READ;
5828															SKIP NEXT IF CARRY IS NOT SET	
5829	05CB			UBA	PB	SUB			CTF1		ADD				F1:=0 IF BNDV; NEXT IF BRANCH NOT TAKEN	
5831	05CC			RH	OPA	JSB	BCI2		ROP	PL	RH	UBNE			UBA:=TARGET P, READ, JSB; BOUNDS CHECK	

C S ROV and BNOV instructions  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

5834 *****
5835 * BOV instruction, (Branch on overflow) - BOV is the entry *
5836 * point for the direct case, and BOVI is the entry point for *
5837 * the indirect case. *
5838 *****
5839 *
5840 $LUT INSTR=BOV:0 001 011 000 0X,DSPL=5,P,ENTRY=BOV
5841 $LUT INSTR=BOV:0 001 111 000 0X,DSPL=5,P,INDR,ENTRY=BOVI
5842 $LUT INSTR=BOV:0 001 011 000 1X,DSPL=5,P,F2,ENTRY=BOV
5843 $LUT INSTR=BOV:0 001 111 000 1X,DSPL=5,P,F2,INDR,ENTRY=BOVI
5844 *
5845 05CD BOV 0800 STA ANDL SPOA P JSB BCI1 RH UNC SPOA:=UBA:=OVERFLOW BIT; RH:=P, JSB
5847 05CE BOVI 0800 STA ANDL SPOA P JSB BCI1 UNC SPOA:=UBA:=OVERFLOW BIT; UBB:=P, JSB
5849 *
5850 *****
5851 * BNOV instruction, (Branch on no overflow) - BNOV is the *
5852 * entry point for the direct case, and BNOI is the entry point *
5853 * for the indirect case *
5854 *****
5855 *
5856 $LUT INSTR=BNOV:0 001 011 001 0X,DSPL=5,P,ENTRY=BNOV
5857 $LUT INSTR=BNOV:0 001 111 001 0X,DSPL=5,P,INDR,ENTRY=BNOI
5858 $LUT INSTR=BNOV:0 001 011 001 1X,DSPL=5,P,F2,ENTRY=BNOV
5859 $LUT INSTR=BNOV:0 001 111 001 1X,DSPL=5,P,F2,INDR,ENTRY=BNOI
5860 *
5861 05CF BNOV 0800 STA ANDL SPOA P JSB BNC1 RH UNC SPOA:=UBA:=OVERFLOW BIT; RH:=P, JSB
5863 05DO BNOI 0800 STA ANDL SPOA P JSB BNC1 UNC SPOA:=UBA:=OVERFLOW BIT; UBB:=P, JSB

```

C. S  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

***** ALU A *****
***** ALU B *****
* BRO instruction, (Branch on TOS odd) - BRO is the entry *
* point for the direct case, and BROI is the entry point for *
* the indirect case *
*****
*
$LUT INSTR=BRO:0 001 011 110 0X,SR=1,DSPL=5,P,ENTRY=BRO
$LUT INSTR=BRO:0 001 111 110 0X,SR=1,DSPL=5,P,INDR,ENTRY=BROI
$LUT INSTR=BRO:0 001 011 110 1X,SR=1,DSPL=5,P,F2,ENTRY=BRO
$LUT INSTR=BRO:0 001 111 110 1X,SR=1,DSPL=5,P,F2,INDR,ENTRY=BROI
*
5877 05D1 BRE UBA RA XFRS EVEN ROP RA ADD JSZ NEXT EPOP ODD RREG.=P, SKIP IF (S) EVEN; SKIP IF ODD, EPOP
5879 05D2 RREG DSPL ADSB ROP PL UBA UBNE UBA.=TARGET P, READ; NEXT IF (S) NOT ODD
5881 05D3 UBA PB UBNE PL UBA UBNE BOUNDS CHECK TARGET P
5883 05D4 ADD SREG JSZ NEXT P UNP UNP JSB; P.=TARGET P AFTER BOUNDS CHECKING
5885 05D5 BROI UBA DSPL ADSB RH ROP RA ADD JSZ NEXT EPOP ODD RH.=UBA.=TARGET P, READ; (S) ODD?, EPOP
5887 05D6 UBA PB SUB ROP PL RH JSZ NEXT UNP UNP F1.=0 IF BNDV; NEXT IF (S) NOT ODD
5889 05D7 RH OPA ADD ROP PL RH UBNE UBA.=TARGET P, READ INTO NIR; BOUNDS CHECK
5891 05D8 UBA PB UBNE F1 PL UBA UBNE BOUNDS CHECK; BOUNDS CHECK, SKIP IF BNDV
5893 05D9 JSZ BNDV UNP UNP SREG JSZ NEXT P UNP UNP JSB IF BNDV; P.=TARGET P, JSB
5895
5896 *****
5897 * BRE instruction, (Branch on TOS even) - BRE is the entry *
5898 * point for the direct case, and BREI is the entry point for *
5899 * the indirect case *
5900 *****
5901 *
5902 $LUT INSTR=BRE:0 001 011 111 0X,SR=1,DSPL=5,P,ENTRY=BRE
5903 $LUT INSTR=BRE:0 001 111 111 0X,SR=1,DSPL=5,P,INDR,ENTRY=BREI
5904 $LUT INSTR=BRE:0 001 011 111 1X,SR=1,DSPL=5,P,F2,ENTRY=BRE
5905 $LUT INSTR=BRE:0 001 111 111 1X,SR=1,DSPL=5,P,F2,INDR,ENTRY=BREI
5906 *
5907 05DA BRE UBA RA XFRS ODD ROP RA ADD JSZ NEXT EPOP EVEN RREG.=P, SKIP IF (S) ODD; SKIP IF EVEN, EPOP
5909 05DB RREG DSPL ADSB ODD ROP PL UBA UBNE UBA.=TARGET P, READ; NEXT IF (S) NOT EVEN
5911 05DC UBA PB UBNE PL UBA UBNE BOUNDS CHECK TARGET P
5913 05DD ADD SREG JSZ NEXT P UNP UNP JSB; P.=TARGET P AFTER BOUNDS CHECKING
5915 05DE BREI UBA DSPL ADSB RH ROP RA ADD JSZ NEXT EPOP EVEN RH.=UBA.=TARGET P, READ; (S) EVEN?, EPOP
5917 05DF UBA PB SUB ROP PL RH JSZ NEXT UNP UNP F1.=0 IF BNDV, JSB; JSB NEXT IF (S) NOT EVEN
5919 05E0 RH OPA ADD ROP PL RH UBNE UBA.=TARGET P, READ INTO NIR; BOUNDS CHECK
5921 05E1 UBA PB UBNE F1 PL UBA UBNE BOUNDS CHECK; BOUNDS CHECK, SKIP IF BNDV
5923 05E2 JSZ BNDV UNP UNP SREG JSZ NEXT P UNP UNP JSB IF BNDV; P.=TARGET P, JSB

```

C S  
NO ADDR

CPRB instruction  
\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

5926 *****
5927 For the CPRB instruction, (Compare range and branch), the
5928 * integer to be compared is in X, the upper bound is in (S), *
5929 * and the lower bound is in (S-1). *
5930 *****
5931 *
5932 $LUT INSTR=CPRB:0 001 010 110 0X.DSPL=5,P.SR=2.ENTRY=CPRB
5933 $LUT INSTR=CPRB:0 001 110 110 0X.DSPL=5,P.SR=2.INDR.ENTRY=CPRI
5934 $LUT INSTR=CPRB:0 001 010 110 1X.DSPL=5,P.SR=2.F2.ENTRY=CPRB
5935 $LUT INSTR=CPRB:0 001 110 110 1X.DSPL=5,P.SR=2.INDR.F2.ENTRY=CPRI
5936 *
5937 05E3 CPRB UBA DSPL ADSB RH 8000 ADDL SP1B RH:=TARGET P; SP1B:=UBB:=32K
5939 05E4 X UBB ADD SP4A RREG RA ADD EPP2 SP4A:=UBA:=X AS A LOGICAL QUANTITY;
5941 UBB:=(S) AS A LOGICAL QUANTITY;
5942 05E5 RB SP1B ADD UBB UBA SUB CCZ NCRY UBA:=(S-1) AS A LOGICAL QUANTITY;
5944 NCRY IF NOT (S) >= X, SET CCG
5945 05E6 UBA SP4A CAD NCRY CAD CCA UNC NCRY IF (S-1) > X, SET CCL
5947 05E7 ADD NEXT ADD CCA NEXT NEXT IF (S-1) > X; NEXT IF X>(S)
5949 05E8 RH JSB BCC1 ROP ADD CCA READ TARGET P INTO NIR; SET CCE
5951 05E9 CPRI UBA DSPL ADSB RH 8000 ADDL SP1B RH:=INDIRECT CELL, READ; SP1B:=UBB:=32K
5953 05FA X UBB ADD SP4A RREG RA ADD EPP2 SP4A:=UBA:=X AS A LOGICAL QUANTITY;
5955 UBB:=(S) AS A LOGICAL QUANTITY;
5956 05EB RB SP1B ADD UBB UBA SUB CCZ NCRY UBA:=(S-1) AS A LOGICAL QUANTITY;
5958 NCRY IF NOT (S) >= X, SET CCG
5959 05EC UBA SP4A CAD NCRY CAD CCA UNC NCRY IF (S-1) > X; SET CCL
5961 05ED ADD NEXT CCA NEXT NEXT IF (S-1) > X; NEXT IF X > (S)
5963 05EE RH PB UBNE PL RH UBNE BOUNDS CHECK INDIRECT CELL ADDRESS
5965 05EF RH OPA JSB BCC1 ROP ADD CCA UBA:=TARGET P; READ INTO NIR; SET CCE

```



C S  
ADDR

BR and BCC instructions (P relative)

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

5968 *****
5969 * The BR instruction, (Branch unconditionally), has the same *
5970 * entry points as the BCC instruction for P relative addressing *
5971 * In the direct case the entry point is BCC and in the indirect *
5972 * case the entry point is BCCI. DSPL selects bits 8 through 15 *
5973 * for BR, (P relative), and bits 11 through 15 for BCC. F2 is *
5974 * set to the value of bit 7 for BR and bit 10 for BCC. For BR, *
5975 * bit 4 indicates whether indexing is used. If the branch *
5976 * should not be taken the hardware inhibits memory references *
5977 * in ALUA and sets F5B. The first line of the instruction *
5978 * jumps to do a NEXT based on F5B.
5979 *****
5980
5981 $LUT INSTR=BR(P+):1 100 000 OXX XX,DSPL=8,P,ENTRY=BCC
5982 $LUT INSTR=BR(P+):1 100 100 OXX XX,DSPL=8,X,P,ENTRY=BCC
5983 $LUT INSTR=BR(P-):1 100 000 IXX XX,DSPL=8,P,F2,ENTRY=BCC
5984 $LUT INSTR=BR(P-):1 100 100 IXX XX,DSPL=8,X,F2,P,ENTRY=BCC
5985 $LUT INSTR=BR(P+):1 100 010 OXX XX,DSPL=8,INDR,P,ENTRY=BCCI
5986 $LUT INSTR=BR(P+):1 100 110 OXX XX,DSPL=8,X,INDR,P,ENTRY=BCCI
5987 $LUT INSTR=BR(P-):1 100 010 IXX XX,DSPL=8,INDR,F2,P,ENTRY=BCCI
5988 $LUT INSTR=BR(P-):1 100 110 IXX XX,DSPL=8,X,INDR,F2,P,ENTRY=BCCI
5989 $LUT INSTR=BCC(P+):1 100 001 XXX 0X,DSPL=5,P,ENTRY=BCC
5990 $LUT INSTR=BCC(P+):1 100 101 XXX 0X,DSPL=5,P,INDR,ENTRY=BCCI
5991 $LUT INSTR=BCC(P-):1 100 001 XXX 1X,DSPL=5,P,F2,ENTRY=BCC
5992 $LUT INSTR=BCC(P-):1 100 101 XXX 1X,DSPL=5,P,F2,INDR,ENTRY=BCCI
5993 *
5994 05F0 BCC UBA DSPL ADSB RONP JSZ NEXT F5B UBA=-TARGET P, READ INTO NIR, (INCLUDES XC);
5995 * JSB IF CONDITION CODE NOT MET
5996 * BOUNDS CHECK TARGET P
5997 05F1 BCCI UBA PB UBNE PL UBA UBNE SREG JSZ NEXT P UNC P=-TARGET P AFTER BOUNDS CHECKING
5998 05F2 ADD ADD RH=UBA=INDIRECT CELL ADDR, READ;
6001 05F3 BCCI UBA DSPL ADSB RH ROP JSZ NEXT F5B JSB IF CONDITION CODE NOT MET
6003 * UBA=XC + INDIRECT ADDR; BOUNDS CHECK
6004 05F4 XC UBA ADD RONP PL UBA UBNE UBA=-TARGET P, READ INTO NIR; BOUNDS CHECK
6006 05F5 UBA OPA ADD RH PB UBNE BOUNDS CHECK TARGET P
6008 05F6 UBA PB UBNE PL UBA UBNE
6010 05F7 * SREG JSZ NEXT P UNC JSB; P=-TARGET P AFTER BOUNDS CHECKING
6012 *

```

```

C.S.          BR instruction (DB, Q and S relative)
ADDR          ***** ALU A ***** ***** ALU B *****
LABL RREG SREG FUNC SFNC STOR SPSK  RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
*****
6014          *
6015          * BRIS is the entry point for the BR. (Branch unconditionally). *
6016          * instruction for S- indirect addressing. BRID is the entry *
6017          * point for DB+, Q-, and Q+ indirect addressing. Bit 4 *
6018          * indicates whether indexing is used. *
6019          *
6020          *
6021          $LUT INSTR=BR (DB+):1 100 011 0XX XX,DSPL=8,DB,INDR,ENTRY=BRID
6022          $LUT INSTR=BR (DB+):1 100 111 0XX XX,DSPL=8,DB,X,INDR,ENTRY=BRID
6023          $LUT INSTR=BR (Q+):1 100 011 10X XX,DSPL=7,Q,INDR,ENTRY=BRID
6024          $LUT INSTR=BR (Q+):1 100 111 10X XX,DSPL=7,Q,X,INDR,ENTRY=BRID
6025          $LUT INSTR=BR (Q-):1 100 011 110 XX,DSPL=6,Q,INDR,F2,ENTRY=BRID
6026          $LUT INSTR=BR (Q-):1 100 111 110 XX,DSPL=6,Q,X,INDR,F2,ENTRY=BRID
6027          $LUT INSTR=BR (S-):1 100 011 111 XX,DSPL=6,SM,INDR,F2,ENTRY=BRIS
6028          $LUT INSTR=BR (S-):1 100 111 111 XX,DSPL=6,SM,X,INDR,F2,ENTRY=BRIS
6029          *
6030          05F8 BRIS SR SM ADD ADD
6032          05F9 BRID UBA DSPL ADSB RH ROD SR SM ADD
6034          05FA UBA SM CAD UBB UBA BNDE CTR TICB
6036
6037          05FB XC PB ADD RH DL BNDE STFF
6038
6040          05FC UBA REGN ADD RONG JSB BCC1 UNC
6041

```

```

UBA:=SR + SM;
RH:=UBA:=INDIRECT CELL ADDR, READ: UBB =S
BOUNDS CHECK ADDR <=S, CTR:=IF ADDR>SM AND
S>=ADDR AND NOT (FSS AND DB REL ADDR)
THEN (S-ADDR) ELSE CODE FOR OPERAND
UBA:=XC + PB;
BOUNDS CHECK ADDR >= DL, STFF
UBA:=TARGET P, READ INTO NIR; JSB

```

Halt Mode Interrupt Handler

C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
6044																*****
6045																*
6046																Halt Mode Interrupt Module
6047																*
6048																This module will handle the interrupts occurring
6049																while halted. These include:
6050																*
6051																CPX1(4) - Run/Halt Switch Interrupt
6052																CPX1(8) - DCU Command Interrupt
6053																CPX1(12) - Power fail warning
6054																*
6055																Entered with SP4A = CPX1 & csl(1)
6056																*
6057																*****
6058																*
6059	05FD	HMIT	1000	STA	ANDL		SPOA	0800		ADDL						SPOA := right stackop bit; UBB := CCPX mask
6061	05FE		0010	SP4A	ANDL				UBB	ADD		CCPX				UBA := PFWINT; Clear R/HSWINT
6063	05FF		0100	SP4A	ANDL				UBA	JSZ	PFW		NZRO			UBA := DCU cmd int; Jump if power fail
6065	0600		1000	SP4A	ANDL				UBA	JSL	DCMD		NZRO			UBA := R/HSWINT; Process DCU interrupt
6067	0601		0600		ADDL				UBA	JSL	STOP		ZERO			UBA := mask to set RUN FF; Jump if not any of the expected interrupts
6069																UBA := right stackop bit; restart instr;
6070	0602		SP0A		JSZ	RSRT	UNC		UBA	ADD			CCPX			Set RUN FF bit in CPX2
6072																Set counter to DCUSTOR with value of 3
6073	0603	BKPT			ADD			001B		ADDL		CTR				Issue DCUSTOR; Return to #STOP thru #RMIT
6075	0604		00B0		ADDL		REGN			ADD						

Loop Control Instructions, TBA  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C S ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

6078 *****
6079 * DSPL for all the Loop Control instructions is 8. FZ is set *
6080 * by the LUT to the value of bit 7 in the instruction. *
6081 *****
6082 *
6083 *****
6084 * Test and Branch, limit in A (TBA) *
6085 *****
6086 *
6087 *
6088 $LUT INSTR=TBA:0 101 000 0xx xxx xxx, SR=3, DSPL=8, P, ENTRY=TBA
6089 $LUT INSTR=TBA:0 101 000 1xx xxx xxx, SR=3, DSPL=8, P, ENTRY=TBA, FZ
6090 *
6091 0605 TBA UBA DSPL ADSB RH RONP SR SM ADD SP3B
6092 0606 RC DB ADD SPOA ROBD PL UBA UBNE
6093
6094
6095
6096 0607 UBA SM CAD SP3B UBA BNDE CTR TICB
6097
6098
6099 0608 RB ADD HBF2 8000 RA ADDL RH
6100
6101 0609 RH PB UBNE RH NF2 RREG REGN ADD F2
6102
6103
6104 060A UBB RH SUB CTF1 RH UBB SUB CTF1
6105
6106
6107 060B SPOA DL BNDE F1 0003 ADDL
6108 060C P JSB MTA1 RONP UBB CTRS JSZC BNDV CRRY
6109
6110
6111
6112
6113
6114
6115 060D ADD RH PB JSZ NEXT P UNC

```

```

RH:=P +/- DSPL (TARGET P); SP3B:=SR + SM
SPOA:=VARIABLE ADDR, READ;
BOUNDS CHECK PL >= TARGET P
; BOUNDS CHECK S>=ADDR, CTR.=IF ADDR>SM AND
S>=ADDR AND NOT (FSS AND DB REL ADDR)
THEN (S-ADDR) ELSE CODE FOR OPERAND
F2:=SIGN OF INCREMENT;
RH:=LIMIT AS A LOGICAL QUANTITY
BOUNDS CHECK TARGET P >= PB, RH:=P - PB;
UBB:=VARIABLE AS A LOGICAL QUANTITY
F1:=IF INCR < 0 THEN (VAR >= LIMIT)
ELSE (LIMIT >= VAR)
BOUNDS CHECK VARIABLE ADDR >= DL; UBB:=3
REREAD (P) IF LIMIT EXCEEDED, JSB;
BNDV IF S-2 <= VARIABLE ADDR <= S,
((3 > CTRS) IMPLYS ADDR IN PARAMETERS)
; P:=TARGET P, JSB FOR NEXT

```



		loop control instructions. TBX and MTBX														
		***** ALU A *****					***** ALU B *****									
C C	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
6160		*****														
6161		* Test and Branch, variable in X (TBX) *														
6162		*****														
6163		*														
6164		\$LUT INSTR=TBX:0 101 100 0XX XX,SR=2,DSPL=8,P,ENTRY=TBX														
6165		\$LUT INSTR=TBX:0 101 100 1XX XX,SR=2,DSPL=8,P,F2,ENTRY=TBX														
6166		*****														
6167	061A	TBX	UBA	DSPL	ADSB		RH	RONP	8000		ADDL		SP1B			RH:=UBA:=TARGET P, READ; SP1B:=32K
6169	061B		RB	ADD				HBF2	PL	UBA	UBNE					F2:=SIGN OF INCREMENT;
6171																BOUNDS CHECK PL >= TARGET P
6172	061C	X	SP1B	ADD				NF2	RA	SP1B	ADD					UBA:=VARIABLE AS A LOGICAL QUANTITY;
6174																UBB:=LIMIT AS A LOGICAL QUANTITY
6175	061D	UBA	UBB	SUB				CTF1	UBB	UBA	SUB			CTF1		F1:=INCR < 0 THEN (VARIABLE >= LIMIT)
6177																ELSE (LIMIT >= LIMIT)
6178	061E	RH	PB	UBNE				F1		P	ADD		SP1B	NF1		BOUNDS CHECK TARGET P >= PB;
6180																SP1B:=P, SKIP IF LIMIT EXCEEDED
6181	061F		P	ADD				RONP		RH	JSZ	NEXT	P		UNC	REREAD (P) INTO NIR IF LIMIT EXCEEDED;
6183																P:=TARGET P, JSB FOR NEXT
6184	0620			JSZ	NOP			UNC		SP1B	ADD		P	EPP2		JSB FOR NEXT; RESTORE OLD P, EPP2
6186		\$NOWARN														
6187		*****														
6188		* Modify variable in X, Test and Branch (MTBX) *														
6189		*****														
6190		*														
6191		\$LUT INSTR=MTBX:0 101 110 0xx xxx xxx, SR=2, DSPL=8, P, ENTRY=MTBX														
6192		\$LUT INSTR=MTBX:0 101 110 1xx xxx xxx, SR=2, DSPL=8, P, F2,ENTRY=MTBX														
6193		*****														
6194	0621	MTBX	UBA	DSPL	ADSB		SPOA	RONP		RB	ADD			HBF2		SPOA:=TARGET P, READ; F2:=SIGN OF INCREMENT
6196	0622		X	RB	ADD		X	NOFL	PL	UBA	UBNE					X:=X : INCREMENT, SKIP IF NO OVERFLOW;
6198																BOUNDS CHECK PL >= TARGET P
6199	0623		UBA	JSB	MTX1			CF1	8000	RA	ADDL		RH			JSB IF OVFL, CF1 TO INDICATE LIMIT EXCEEDED;
6201																RH:=LIMIT AS A LOGICAL QUANTITY
6202	0624		SPOA	PB	UBNE		RH	NF2	RREG	UBA	ADD					BOUNDS CHECK TARGET P >= PB;
6204																UBB:=X AS A LOGICAL QUANTITY
6205	0625	UBB	RH	SUB				CTF1	RH	UBB	SUB			CTF1		F1:=IF INCR < 0 THEN (VARIABLE >= LIMIT)
6207																ELSE (LIMIT >= VARIABLE)
6208	0626	MTX1		ADD				NF1	RH	PB	ADD		P	F1		SKIP IF LIMIT NOT EXCEEDED;
6210																P:=(TARGET P - PB) + PB,
6211																SKIP IF LIMIT EXCEEDED
6212	0627			ADD				NEXT		P	ADD		P	RONP		NEXT; RESTORE P AND READ IF NOT EXCEEDED
6214	0628			JSZ	NOP			UNC			ADD			EPP2		JSB to #NOP to wait 2 clocks; E-pop twice
6216		\$SWARN														

Scan and Test Bits Instructions  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C S ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

6218 *****
6219 * SCAN (Scan bits) Instruction *
6220 *****
6221 $LUT INSTR=SCAN:0 001 000 110 00x xxx, SR=1, DSPL=6, ENTRY=SCAN
6222 $LUT INSTR=SCAN:0 001 100 110 00x xxx, SR=1, DSPL=6, X, ENTRY=SCNX
6223 *
6224
6225 0629 SCAN RA JSB SCNO ZERO RA REPC NEG UBA:=(S), JSB IF ZERO;
6227 UBB:=(S), REPC IF NOT (S);(0:1)
6228 062A UBA ADD LSL NEG UBB INC SHIFT (S) UNTIL BIT 0 = 1;
6230 UBB:=(S) + #SHIFTS
6231 062B UBB RA CAD X UBA JSB SCN1 UNC X:=(S) + #SHIFTS + 1) - (S) - 1;
6233 UBB:=SHIFTED (S), JSB
6234 062C SCNO 0010 ADDL X ADD CCA NEXT X = 16; CCA ON 0, NEXT
6236 062D SCNX X ADD SP4A RA JSB SCX0 ZERO SP4A:=X; JSB IF (S) = 0
6238 062E ADD RA REPC NEG UBA:=0; UBB:=(S), SKIP REPEAT IF BIT(0)
6240 062F UBA INC UBB ADD LSL NEG UBA:=NUMBER OF SHIFTS UNTIL 1 SHIFTED OUT;
6242 UBB:=SHIFTED (S)
6243 0630 X UBA ADD X UBB ADD X:=X + #SHIFTS;
6245 UBB:=(S) SHIFTED UNTIL 1 SHIFTED OUT, JSB
6246 0631 SCN1 ADD NEXT SREG ADD RA CCA NEXT NEXT; (S):=SREG, CCA
6248 0632 SCX0 0010 SP4A ADDL X ADD CCA NEXT X:=X + 16; CCA ON 0, NEXT
6250 *
6252 * TBC (Test Bit and set Condition code) instruction *
6253 *****
6254 *
6255 $LUT INSTR=TBC:0 001 011 010 XX,SR=1,DSPL=6,SR=1,ENTRY=TBC
6256 $LUT INSTR=TBC:0 001 111 010 XX,SR=1,DSPL=6,SR=1,X,ENTRY=TBC
6257 *
6258 0633 TBC XC DSPL ADD ADD SF1 UBA:=CIR.(12:4)+XC; SF1 IF TBC
6260 0634 TBC1 ADD 000F UBA ANDL ; UBB:=UBA.(12:4);
6262 ADD 002F UBB SUBL CTR ; CTR:=(47 - BIT POSITION) FOR REGN
6264 0636 ADD F1 RA REGN ADD SKIP RSB IF TBC, WAIT ONE CLOCK
6266 0637 ADD RSB RA REGN AND CCA NEXT RSB IF NOT TBC; TEST BIT, CCA, RSB
6268 *
6269 *****
6270 * TRBC (Test and Reset Bit, set Condition code) instruction *
6271 *****
6272 *
6273 $LUT INSTR=TRBC:0 001 011 011 XX,SR=1,DSPL=6,SR=1,ENTRY=TRBC
6274 $LUT INSTR=TRBC:0 001 111 011 XX, SR=1,DSPL=6,X,ENTRY=TRBC
6275 *
6276 0638 TRBC XC DSPL ADD ADD JSB TBC1 UNC UBA:=CIR.(12:4)+IF INDEXED THEN X; JSB
6278 0639 ADD RA REGN CAD RA UBB AND ; UBB:=NOT BIT
6280 063A ADD RA UBB AND RA NEXT ; RESET BIT, NEXT

```







C.S	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
6374															
6375															The following immediate instructions use the ADSB setting in
6376															the LUT to overlap the following pairs of instructions, LDI
6377															and LDN, LDXI and LDXX, CMPI and CMPN, ADDI and SUBI, and ADXI
6378															and SBXI
6379															
6380															
6381															
6382															LLNI is the entry point for LDI and LDNI
6383															
6384															
6385															\$LUT INSTR=LDI:0 010 001 0xx xxx xxx, ENTRY=LLNI, DSPL=8
6386															\$LUT INSTR=LDNI:0 010 101 0xx xxx xxx, ENTRY=LLNI, DSPL=8, F2
6387															
6388	0655	LLNI		DSPL	ADSB		RH	CCA		JSZ		PSHM		SR7	RH = +/- (IMMEDIATE OPERAND), CCA, PUSH IF SR = 7
6390															
6391	0656				ADD			EPSH		JSZ		NEXT		UNC	
6392															
6393															
6394															LXNI is the entry point for LDXI and LDXX
6395															
6396															
6397															\$LUT INSTR=LDXI:0 010 001 1XX XX, DSPL=8, ENTRY=LXNI
6398															\$LUT INSTR=LDXX:0 010 101 1XX XX, DSPL=8, F2, ENTRY=LXNI
6399															
6400	0657	LXNI		DSPL	ADSB		X	CF2		JSZ		NEXT		UNC	X = +/- (IMMEDIATE OPERAND); JSB FOR NEXT
6402															
6403															
6404															ADSI is the entry point for ADDI and SUBI
6405															
6406															
6407															\$LUT INSTR=ADDI:0 010 010 1XX XX, DSPL=8, ENTRY=ADSI, SR=1
6408															\$LUT INSTR=SUBI:0 010 011 0XX XX, DSPL=8, F2, ENTRY=ADSI, SR=1
6409															
6410	0658	ADSI	RA	DSPL	ADSB		RA	CCO		JSZ		NEXT		UNC	S := S + OR - IMMEDIATE OPERAND, CCO; JSB NEXT
6412															
6413															
6414															MPYI (Multiply immediate) Instruction
6415															
6416															\$LUT INSTR=MPYI:0 010 011 1XX XX, SR=1, DSPL=8, ENTRY=MPYI
6417															
6418															
6419	0659	MPYI	CTR	ADD	RRZ	SP4A		RA	ADD	REPN		HBF2			SP4A:=U; F2:=SIGN(V)
6421	065A		UBA	ADD	RLZ	RH						CLO	7		RH:=U & LSL(8); UBB:=0, REPEAT 8 TIMES, CLO
6423	065B			MPAD				RA	UBB	LINK		DCTR	CTRO		MPAD UNTIL CTR IS DECREMENTED TO 0
6425	065C			ADD					UBB	ADD					UBB:=MSW
6427	065D		SPOA	ADD	LRZ	SPOA		UBB	RH	XSUB					UBA:=SPOA:=LSW(8:8);
6429															UBB:=IF V<0 THEN MSW - (U*2**16) ELSE MSW
6430	065E		UBB	ADD	RLZ			FR0	UBB	ANDL		NZRO			UBA (0:8):=LSW(0:8); SKIP IF MS 9 BITS<0
6432	065F		SPOA	UBA	IOR	RA	CCA	RREG	UBB	XOR		NEXT			(S)=RESULT, CCA,
6434															NEXT, UBB:=0 IF MS 9 BITS ALL 1'S
6435	0660				JSZ	NEXT	UNC		UBB	JSZ	IRO	NZRO			NEXT UNLESS...; MS 9 BITS NOT ALL THE SAME

C. S. IMMEDIATE Instructions ALU A ALU B  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

6438 *
6439 * DIVI (Divide immediate) Instruction *
6440 *
6441 *
6442 * $LUT INSTR=DIVI:0 010 100 0xx xxx xxx, SR=1, DSPL=8, ENTRY=DIVI
6443 *
6444 0661 DIVI DSPL JSZ TRP4 ZERO RA ADD REPC SP1B SF2 POS TRAP IF DIV BY 0;
6445 0662 ADD RA SUB SP1B SF2 POS : SP1B:=V, REPC IF NEG
6446 0663 ADD RA SUB SP1B SF2 POS : SP1B:=-V & F2:=1 IF V<0, DELAY 1 CLOCK
6447 0664 ADD RA SUB SP1B SF2 POS : SPOA:=UBA:=0, UBB:=V, REPEAT 17 TIMES
6448 0665 UBA DSPL DVSB UBB ADD DCTR CTRO DVSB UNTIL CTR IS DECREMENTED TO 0
6449 0666 UBA DSPL DVSB UBB ADD DCTR CTRO WAIT ONE CLOCK FOR ANSWER TO BE IN SP4A
6450 0667 UBA DSPL DVSB UBB ADD DCTR CTRO : (S):=W, CCA, NEXT
6451 *
6452 *
6453 *
6454 *
6455 *
6456 *
6457 *
6458 *
6459 *
6460 * CNMI is the entry point for CMPI and CMPN. F2 is set to *
6461 * perform a SUB for CMPI and cleared to perform an add for CMPN. *
6462 *
6463 *
6464 * $LUT INSTR=CMPI:0 010 010 0XX XX,ENTRY=CMNI,DSPL=8,F2,SR=1
6465 * $LUT INSTR=CMPN:0 010 110 0XX XX,ENTRY=CMNI,DSPL=8,SR=1
6466 *
6467 0668 CMNI RA DSPL ADSB SP4A NOFL INC EPOP SP4A:=UBA:=(S) +/- IMMEDIATE OPERAND,
6468 * SKIP NEXT IF NOT OVERFLOW;
6469 * EPOP, UBB:=1
6470 * NEXT IF OVERFLOW;
6471 0669 JSZ NEXT UNC RA UBB IOR CCA SIGN(UBB):=SIGN(S), BUT UBB CANNOT = 0, CCA
6472 * CCA ON (S) - IMMEDIATE OPERAND IF NOFL; NEXT
6473 *
6474 066A SP4A ADD CCA ADD NEXT
6475 *
6476 *
6477 *
6478 * ASXI is the entry point for ADXI and SBXI *
6479 *
6480 *
6481 * $LUT INSTR=ADXI:0 011 010 1XX XX,DSPL=8,ENTRY=ASXI
6482 * $LUT INSTR=SBXI:0 011 011 0XX XX,DSPL=8,F2,ENTRY=ASXI
6483 *
6484 066B ASXI X DSPL ADSB X CCA JSZ NOP UNC X:=X +/- (IMMEDIATE OPERAND), CCA; JSB NOP
6485 *
6486 *
6487 *
6488 * OR Immediate instruction (ORI) *
6489 *
6490 *
6491 * $LUT INSTR=ORI:0 011 110 1XX XX,DSPL=8,ENTRY=ORI,SR=1
6492 *
6493 066C ORI RA DSPL IOR RA CCA JSZ NOP UNC (S):=(S) IOR (IMMEDIATE OPERAND), CCA;
6494 * JSB FOR NOP
6495 *
6496 *
6497 *
6498 * Exclusive OR Immediate (XORI) *
6499 *
6500 *
6501 * $LUT INSTR=XORI:0 011 111 0XX XX,DSPL=8,ENTRY=XORI,SR=1
6502 *
6503 066D XORI RA DSPL XOR RA CCA JSZ NOP UNC (S):=(S) XOR (IMMEDIATE OPERAND), CCA;
6504 * JSB FOR NOP
6505 *

```

IMMEDIATE Instructions

C	S	***** ALU A *****	***** ALU B *****	COMMENT											
ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	

6507  
6508  
6509  
6510  
6511  
6512  
6513  
6515

```

*****
*   AND Immediate (ANDI)   *
*****
$LUT INSTR=ANDI 0 011 111 1xx xxx xxx, DSPL=8, ENTRY=ANDI, SR=1
066E ANDI RA DSPL AND RA CCA JSZ NOP UNC

```

{S} := {S} AND (IMMEDIATE OPERAND), CCA;  
JSB FOR NEXT

C S Integer Instructions  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

6517
6518
6519 * AD5B is the entry point for the ADD and SUB instructions. *
6520
6521 $LUT INSTR=ADD:0 000 010 000 XX,ENTRY=AD5B,SR=2
6522 $LUT INSTR=SUB:0 000 010 001 XX,F2,ENTRY=AD5B,SR=2
6523
6524 066F AD5B RB RA AD5B RB CCO JSL DEL UNC (S-1):=(S-1) +/- (S), CCO;
6526 JSB TO DELETE (S) AND FOR NEXT
6527
6528 *
6529 * MPY (Multiply) Instruction *
6530 *
6531 $LUT INSTR=MPY:0 000 010 010 XX,ENTRY=MPY,SR=2
6532
6533
6534 0670 MPY RB ADD SP4A HBF2 RA UBB REPN CLO F SP4A:=U, F2:=SIGN(U); REPEAT 16 TIMES, CLO
6536 0671 RA MPAD HBF2 RA UBB LINK DCTR CTRO RREG:=0; MPAD UNTIL CTR IS DECREMENTED TO 0
6538 0672 RA ADD HBF2 RA UBB ADD POP F2 =SIGN(V) (RA MUST BE SPECIFIED IN RREG);
6540 UBB=MSW, POP (ALLOWS OVERLAP WITH MPYM);
6541 0673 RB ADD UBB RA XSUB UBA=U;
6543 UBB:=IF U<0 THEN MSW - (V*2**16) ELSE MSW
6544 0674 MPY1 SP0A ADD RA CCA UBB UBA XSUB (S):=LSW, CCA;
6546 0675 UBB JSZ IRO NZRO UBA UBA LINK UBB:=IF V<0 THEN MSW - (U*2**16) ELSE MSW
6549 0676 ADD ADD NEXT UBA=MSW + LSW(0); JSB TO SET OVERFLOW
6552 ; NEXT IF MS 17 BITS ARE NOT THE SAME
6553
6554 *
6555 * DIV (Divide) Instruction *
6556 *
6557 $LUT INSTR=DIV:0 000 010 011 XX,ENTRY=DIV,SR=2
6558
6559 0677 DIV RB ADD XRO POS RA ADD HBF2 NZRO XRO=U, SKIP IF=0; F2:=SIGN(V), SKIP IF<>0
6561 0678 RB SUB RB JSZ TRP4 UNB (S-1):=-[U] IF U < 0;
6563 0679 RA UBB XOR HBF2 RA AD5B RH UBB=U, TRAP IF DIVIDE BY ZERO
6566 067A RB JSB DVL2 UNB RB REPN CLO 10 F2:=[SIGN(V) XOR SIGN(U)]; RH:=ABS(V)
6568 UBA=0, JSB;
6569 UBB:=ABS(U), CLO, REPN JSB TARGET 17 TIMES
6570
6571 *
6572 * NEG (Negate) Instruction *
6573 *
6574 $LUT INSTR=NEG:0 000 010 100 XX,ENTRY=NEG,SR=1
6575
6576 067B NEG RA SUB RA CCO JSZ NEXT UNC (S):=-[S]; JSB TO NEXT

```

INTEGER Instructions

RECORD NO	C S ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
6579																
6580																
6581																
6582																
6583																
6584																
6585	067C	CMP	RB	RA	SUB		SP4A	NOFL			INC			EPP2		SKIP IF NO OVERFLOW ON (S-1) - (S); UBB:=1, EPP2
6587	067D				JSZ	NEXT			UNC	RB	UBB	IOR		CCA		NEXT IF OVERFLOW; SET CCL ON (S-1); UBB CANNOT EQUAL ZERO
6588																
6590																
6591	067E				SP4A	ADD			CCA		ADD					NEXT SET CCA ON (S-1) - (S); NEXT

		Double Instructions												
C S		***** ALU A *****					***** ALU B *****							
ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP
6594														
6595														
6596														
6597														
6598														
6599														
6600														
6601	067F	DADS	RD	RB	ADSB		CCO	RC	RA	LINK		RC	EPP2	
6603														
6604	0680			UBA	ADD		RD			UBB	ADD		DCC	NEXT
6606														
6607														
6608														
6609														
6610														
6611														
6612														
6613														
6614	0681	MPYL		RA	ADD		SP4A	HBF2		REPN			CLO	000F
6616	0682				MPAD				RB	UBB	LINK		DCTR	CTRO
6618	0683			RB	ADD			HBF2		UBB	ADD			
6620														
6621	0684			SPOA	ADD		RA		UBB	RB	XSUB			
6623	0685				ADD				UBB	RA	XSUB		RB	
6625														
6626	0686			UBB	JSZ	DTS1		UNC	RA	RA	LINK		CCRY	
6628														
6629														
6630														
6631														
6632														
6633														
6634														
6635	0687	DIVL		RC	ADD		XRO	HBF2		RA	SUB		POP	NEG
6637														
6638														
6639														
6640	0688			RA	RC	XOR		HBF2		UBB	JSZ	TRP4	RH	ZERO
6642														
6643	0689			UBA	RB	ADSB		RB		RA	LINK		SP1B	
6645	068A			UBA	RH	DVSB			NCRY	UBB	LINK			
6647	068B			UBA		JSB	DVL1	UNC		UBB	REPN		CLO	000F
6649														
6650	068C	DVL2		UBA	RH	DVSB		LSR	RA	UBB	LINK		DCTR	CTRO
6652	068D			UBA		ADD		RA	F1HB	UBB	XFRS		SP3B	F2HB
6654	068E			UBA	XRO	XOR			POS	SP4A	ADSB		RB	CCA
6656														
6657	068F			RA		SUB		RA		SP3B	UBB	JSZ	IRO	NEG
6659														
6660														
6661	0690					ADD					ADD		NEXT	
6663	0691	DVL1				ADD		SPOA			ADD			
6665	0692					ADD		RSB		RB	REPN		SOV	0020

COMMENT

UBA:=MSW([S-3],[S-2]+/[S-1][S]), CCO;  
 NEW [S]=LEAST SIGNIFICANT WORD, EPP2  
 NEW [S-1]=MOST SIGNIFICANT WORD;  
 DCC ON LEAST SIGNIFICANT WORD, NEXT

\*\*\*\*\*  
 " MPYL (Multiply long) Instruction - U is multiplied by V. \*  
 \*\*\*\*\*

\*\*\*\*\*  
 " DIVL (Divide long) Instruction - U is divided by V. \*  
 \*\*\*\*\*

\*\*\*\*\*  
 " XRO:=MSU (AFTER POP RH=MSU), F2:=SIGN(U);  
 SKIP IF V < 0, POP TO ALLOW OVERLAP WITH  
 DIV AND LDIV INSTRUCTIONS AND CORRECT  
 STACK FOR DIVL AND LDIV IF 0 DIVIDE TRAP  
 F2:=SIGN(W);  
 RH:=-[V] IF <= 0, TRAP IF DIVIDE BY ZERO  
 RB:=UBA:=ABS(MSU); SP1B:=UBB:=ABS(LSU)  
 FIRST DVSB, SKIP IF NOT (MSU >= V);  
 Overflow if msu >= V, JSB, (stops REPN);  
 Repeat 16 times, CLO  
 DVSB UNTIL CTR IS DECREMENTED TO 0  
 (S):=REM; SP3B(0):=(SIGN(U) XOR SIGN(V))  
 SKIP IF (SIGN(REM) = SIGN(U));  
 (S-1):=QUOTIENT, CCA, SKIP IF QUOTIENT = 0  
 (S):=REM;  
 JSB IF (SIGN(QUOTIENT) <>  
 (SIGN(U) XOR SIGN(V)))  
 : NEXT  
 SPOA:=LSU;  
 UBA:=0, RSB; UBB:=MSU, REPEAT 33 TIMES, SOV

DOUBLE Instructions

C S	ALU A	ALU B														
NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
6668																
6669																
6670																
6671																
6672																
6673																
6674	0693	DNEG	RB	SUB			CCO		RA	LINK			RA			CCO ON MSW OF NEGATED DOUBLE WORD: (S):=LSW
6676	0694		UBA	ADD					UBB	ADD						{S-1):=MSW; DCC ON LSW, NEXT
6678																
6679																
6680																
6681																
6682																
6683																
6684																
6685	0695	DCMP	RD	RB	SUB		NOFL	RC	RA	LINK			SP1B	EPP4		UBA,SP1B:=(OPERAND 1) - (OPERAND 2), SKIP
6687																IF NO OVERFLOW, EPP4
6688	0696			ADD			UNC		UBA	ADD			CCA			SKIP IF OVFL; SET CCA ON MSW OF DIFFERENCE
6690	0697			INC			NEXT		SP1B	ADD			DCC			UBA:=1, NEXT IF NOFL; SET DCC ON LSW
6692	0698		RD	UBA	IOR		CCA			ADD						SET CCA ON SIGN OF MSW OF OPERAND 1; NEXT





		DOUBLE Instructions														
		***** ALU A *****					***** ALU B *****									
C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
6754																
6755																
6756																
6757																
6758																
6759	06AA	DDIV	RA	RB	IOR		NZRO		RB	ADD			HBF2			SKIP IF V=0; F2:=SIGN(V)
6761	06AB				JSZ	TRP4	UNC		RD	ADD			HBF2			JSB IF DIVIDE BY ZERO; F2:=SIGN(U)
6763	06AC			RB	ADSB				RA	LINK		RA				UBA,RA:=ABS(V)
6765	06AD			UBA	ADD			RB	RD	XOR			HBF2			RB:=ABS(MSV); F2:=(SIGN(U) XOR SIGN(V))
6767	06AE			RD	ADSB		SPOA		RC	LINK			SP3B			SPOA,SP3B:=ABS(U)
6769	06AF				ADD					REPN				CLO 20		UBA,UBB:=0; REPEAT 33 TIMES, CLO
6771	06B0		UBA	RB	DVSB				UBB	RA	LINK			DCTR CTR0		DVSB, DECREMENT CTR UNTIL EQUAL TO 0
6773	06B1		UBA		ADD	LSR	SP4A	F1HB	UBB		LINK		RA			SP4A,(S):=ABS(REM)
6775	06B2			SP4A	ADSB		RC	CTF1	SP3B		ADD					(S-2):=LSW, F1:=CARRY; UBB:=ABS(MSW)
6777	06B3			UBB	ADSB		RD	F1TC	UBA	UBB	IOR			F2HB ZERO		(S-3):=MSW;
6779																UBB,(0:1):=(SIGN(U) XOR SIGN(V))
6780																SKIP IF QUOTIENT ON TBUS EQUALS 0
6781	06B4		RD	SP4A	XOR				HBF2	UBA	UBB	XOR				F2:=(SIGN(U) <> SIGN(ABS(REM)));
6783																SKIP IF SIGN(QUOTIENT) <>
6784																(SIGN(U) XOR SIGN(V))
6785	06B5		RD	ADD			CCA			ADD						SET CCA ON MSW,
6787																SKIP IF QUOTIENT=0 OR
6788																SIGN(QUOTIENT)=(SIGN(U) XOR SIGN(V))
6789	06B6		RA	ADSB		RA	CTF1			ADD			SOV			(S):=LS(REM); SOV (QUOTIENT IS +(2**32))
6791	06B7		SP4A	ADSB		RB	F1TC		RC	ADD			DCC	NEXT		(S-1):=MS(REM); DCC ON LSW, NEXT

Increment/Decrement Instructions  
 \*\*\*\*\* ALU A \*\*\*\*\*  
 \*\*\*\*\* ALU B \*\*\*\*\*

C S	ALU A	ALU B	COMMENT
NO	ADDR	LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP	
6794		*****	
6795		* INCX (Increment X) Instruction *	
6796		*****	
6797		* \$LUT INSTR=INCX:0 000 000 100 XX,ENTRY=INCX,SR=0	
6798		*	
6799	06B8	INCX X INC X CCO JSZ NEXT UNC	X:=X + 1, CCO; JSB FOR NEXT
6800		*	
6802		*****	
6803		* DECX (Decrement X) Instruction *	
6804		*****	
6805		* \$LUT INSTR=DECX:0 000 000 101 XX,ENTRY=DECX,SR=0	
6806		*	
6807		*****	
6808	06B9	DECX X CAD X CCO JSZ NEXT UNC	X:=X - 1, CCO; JSB FOR NEXT
6809		*	
6811		*****	
6812		* INCA (Increment A) Instruction *	
6813		*****	
6814		* \$LUT INSTR=INCA:0 000 011 011 XX,ENTRY=INCA,SR=1	
6815		*	
6816	06BA	INCA RA INC RA CCO JSZ NEXT UNC	(S):=(S) + 1; JSB FOR NEXT
6817		*	
6818		*****	
6820		* DECA (Decrement A) Instruction *	
6821		*****	
6822		* \$LUT INSTR=DECA:0 000 011 100 XX,ENTRY=DECA,SR=1	
6823		*	
6824		*****	
6825	06BB	DECA RA CAD RA CCO JSZ NEXT UNC	(S):=(S) - 1; JSB FOR NEXT
6826		*	
6827		*****	
6829		* INCB (Increment B) Instruction *	
6830		*****	
6831		* \$LUT INSTR=INCB:0 000 111 011 XX,ENTRY=INCB,SR=2	
6832		*	
6833		*****	
6834	06BC	INCB RB INC RB CCO JSZ NEXT UNC	(S-1):=(S-1) + 1; JSB FOR NEXT
6835		*	
6836		*****	
6838		* DECB (Decrement B) Instruction *	
6840		*****	
6841		* \$LUT INSTR=DECB:0 000 111 100 XX,ENTRY=DECB,SR=2	
6842		*	
6843	06BD	DECB RB CAD RB CCO JSZ NEXT UNC	(S-1):=(S-1) - 1; JSB FOR NEXT
6844		*	
6845		*****	

C S	Logical Instructions	ALU A	ALU B	COMMENT
ADDR	LABL RREG SREG FUNC SFNC STOR SPSK	RREG SREG FUNC SFNC STOR SPEC SKIP		
6848	*****			
6849	* LCMP (Logical Compare) Instruction *			
6850	*****			
6851	*			
6852	* \$LUT INSTR=LCMP:0 000 101 111 XX,ENTRY=LCMP,SR=2			
6853	*			
6854	06BE LCMP	ADD	EPOP RB RA SUB	EPOP; SET CCZ ON {S-1} - {S}, SKIP IF >=
6856	06BF JSZ NEXT	EPOP	CCZ CAD	JSB FOR NEXT, EPOP; SET CCL IF {S-1} < {S}
6858	*****			
6859	* LADS is the entry point for the LADD and LSUB instructions. *			
6860	*****			
6861	*			
6862	* \$LUT INSTR=LADD:0 000 110 000 XX,ENTRY=LADS,SR=2			
6863	* \$LUT INSTR=LSUB:0 000 110 001 XX,ENTRY=LADS,SR=2.F2			
6864	*			
6865	*			
6866	06C0 LADS RB RA ADSB RB CCA RB RA ADSB			{S-1}:-{S-1} +/- {S}, CCA: SKIP IF CARRY
6868	06C1 ADD	EPOP	CCZ	EPOP; CLEAR CARRY, SKIP IF NO CARRY
6870	06C2 ADD	NEXT	ADD	NEXT; SET CARRY
6872	*****			
6873	* LMPY (Logical Multiply) Instruction *			
6874	*****			
6875	*			
6876	* \$LUT INSTR=LMPY:0 000 110 010 XX,ENTRY=LMPY,SR=2			
6877	*			
6878	*			
6879	06C3 LMPY	RA	ADD SP4A	SP4A := V; UBB := 0, repeat 16 times, CCRY
6881	06C4	MPAD	RB	REPN UBB LINK
6883	06C5	ADD	RB	UBB ADD
6885	06C6	SPOA	ADD	RA
6887	06C7	ADD	UBA	ADD
6889	*****			
6890	* LDIV (Logical Divide) Instruction *			
6891	*****			
6892	*			
6893	* \$LUT INSTR=LDIV:0 000 110 011 XX,ENTRY=LDIV,SR=3			
6894	*			
6895	*			
6896	06C8 LDIV	RA	JSB DIVL	JSB (#DIVL DOES POP AND TRAPS);
6898	06C9	RB	ADD SPOA SF1 RC RA JSBS LDV2	SPOA:=LEAST SIGNIFICANT DIVIDEND, SF1 TO
6900	INHIBIT EFFECT OF DVSB ON RREG;			
6901	* JSB IF MS DIVIDEND < DIVISOR			
6902	06CA	UBA	ADD	CF1 UBA:=0; UBB:=MSU, REPEAT 33 TIMES, SOV
6904	06CB	RA	DVSB	DIVIDE BY V ANOTHER 17 TIMES
6906	06CC	UBA	ADD	LSR RB F1HB
6908	06CD	SP4A	ADD	CCA
6910	06CE	LDV2	RC	JSB LDV1
6912	CF1 UBA:=MSU; JSB;			
6913	UBB:=LSU, REPEAT 17 TIMES, CLO			
	JSB FOR NEXT; CCB ON {S}			

```

6915 *****
6916 * Performs system clock, process clock simulation *
6917 *
6918 * begin <<#TCKI: TCLK interrupt >> *
6919 * L1: TCLK:=TCLK+K; << reset TCLK for lms int >> *
6920 * if TCLK < 0 then << check if TCLK went too>> *
6921 * << negative >> *
6922 * if not ICSFLAG PC := PC+1; << inc PCLK >> *
6923 * CR := CR+1; <<update CR >> *
6924 * go to L1; *
6925 * else *
6926 * if not ICSFLAG then PC:=PC+1; << update process clock >> *
6927 * update CIR display; << do front panel display>> *
6928 * CR =CR+1; << inc COUNT REGISTER >> *
6929 * IF CR=0 THEN *
6930 * begin <<#TICK: system clock interrupt>>*
6931 * if not (STAT.(1:1) and TON) then *
6932 * begin <<#TICO: cant do s/w int. >> *
6933 * SINCBIT:=1; << flag missed timer int. >> *
6934 * DINTFF:=1; << set deferred int F/F >> *
6935 * (TR):=(TR)+(LR); << update TSLI (TR) >> *
6936 * end *
6937 * else *
6938 * begin <<#TIC1 set up s/w int >> *
6939 * SINCBIT:=0; *
6940 * TON:=0; << disable sys clock ints >> *
6941 * TR:=0; << TSLI is now 0 >> *
6942 * PLABEL:=!8C01; *
6943 * INT9; << ICS setup,xfer to PLABEL>*
6944 * end; *
6945 * end; *
6946 * RESTART instruction processing; *
6947 * end; << TCLK int handler >> *
6948 *
6949 * K = clock constant { ( lms/clock period ) - 2 }
6950 *****
6951 *
6952 06CF TCLK JSZ TIME UNC 00A4 ADDL SP2B Add delta t to normal execution count
6953 06D0 RH ADD SP4A XR31 ADD BKK7 Store mask to clear TCLKINT in SP4A4 (2635)
6954 *
6955 06D1 0014 ADDL RH 0030 ADDL CTR Store CR value into BKK7 (2635)
6956 *
6957 * CTR := REGN code for TCLK;
6958 * UBA := [ lms / 75.0 ns ) - 2; (2635)
6959 * Clear TCLKINT (UBB = !0A00)
6960 06D2 TC1 3413 ADDL SP4A ADD CCPX TCLK := TCLK + clock constant
6961 *
6962 06D3 ADD UBA REGN ADD REGN POS UBA := ICSFLAG (2635)
6963 06D4 1000 CPX2 ANDL UBB JSB TC2 UBA := ICSFLAG (2635)
6964 *
6965 * If TCLK = 0 go to TC2 (2635)
6966 06D5 UBA ADD UBA ADD NZRO UBA := ICSFLAG (2635)
6967 *
6968 * Skip next line if ICSFLAG (2635)
6969 * UBA := ICSFLAG (2635)
6970 *
6971 06D6 UBA ADD XR20 INC XR20 UBA := ICSFLAG (2635)
6972 *
6973 06D7 UBA ADD BKK7 JSBI TC1 BKK7 UNC UBA := ICSFLAG (2635)
6974 *
6975 * Inc CR and repeat the loop
6976 * UBA := #21, read (LR); Skip if ICSFLAG (2635)
6977 06D8 TC2 RH INC UBA ADD UBA := ICSFLAG (2635)
6978 06D9 JSB CIRD UNC XR20 INC NZRO Update CIR display; inc PCLK if not on ICS
6979 *
6980 06DA JSZ TIME UNC 000F ADDL SP2B JSB to #TIME to set countsave = TCLK;

```

TCLOCK Interrupt handler

C. S. ADDR	***** ALU A ***** LABL RREG SREG FUNC SFNC STOR SPSK	***** ALU B ***** RREG SREG FUNC SFNC STOR SPEC SKIP	COMMENT
6983			SP2B := STOR NOP to throw away delta t
6984	06DB	RH CAD ROX3 BXX7 JSBI TICR XR31	NEG UBA := %17, read {TR}; {CR} := {CR} + 1.(2635)
6986			restart instruction if < 0
6987			
6988			
6989	06DC	TICK STA ADD LSL POS UBB OPB ADD RH	Skip if interrupts are off; RH := 0 + {LR}
6991	06DD	XR15 JSB TIC1 BIT8 OPB SUB XR31 SF1	Service interrupt if interrupts on and TON;
6993			{CR} := -{LR}, set F1
6994			
6995			
6996	06DE	TICO XR15 ADD XR15 F1HB 0007	Set SINC bit; UBB := mask to set DINTFF
6998	06DF	RH OPA ADD DATA UBB ADD CCPX	{TR} := {LR} + {TR}; Set DINTFF
7000	06E0	TICR 1000 STA ANDL JSZ RSRT	UNC UBA := right stackop bit; Restart instr
7002			
7003			
7004			
7005			
7007			
7008	06E1	TIC1 UBA ADD SPOA SF2 7F7F	ADDL SPOA := param [{TR}+{LR}], set F2 for #INT9;
7010	06E2	UBB XR15 AND XR15 CF1 8C01	ADDL UBB := mask to clear SINC bit and TON
7011	06E3	JSZ INT9 DATA	ADD Clear SINC bit and TON, clear F1 for #IR1;
			SP1B := external label (%106001)
			{TR} := 0, service interrupt;

PAGE 145  
RECORD  
NO

CIR Update routine

10/ 2/86 9:26 AM

C.S           \*\*\*\*\* ALU A \*\*\*\*\*           \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR   LABL RREG SREG FUNC SFNC STOR SPSK   RREG SREG FUNC SFNC STOR SPEC SKIP   COMMENT

7014  
7015  
7016  
7017  
7018  
7020  
7022

\*\*\*\*\*  
\*   CIR Update Routine: for LP and PP systems just return   \*  
\*\*\*\*\*  
06E4   CIRD           ADD                   RSB           ADD  
06E5                   ADD                   ADD  
06E6                   ADD                   ADD

Just return for now  
NOP to keep system happy           (2555)  
NOP to keep system happy           (2555)

```

C.S.          Privileged Memory Reference Instructions
ADDR          ***** ALU A *****          ALU B *****
LABL RREG SREG FUNC SFNC STOR SPSK  RREG SREG FUNC SFNC STOR SPEC SKIP
*****
7025          *
7026          * PLSA is the entry point for PLDA and PSTA instructions. *
7027          * Q relative addressing is specified in the LUT entry to *
7028          * negate the effect of FSS in the calculation of TICB. *
7029          *
7030          *
7031          * $LUT INSTR=PLDA/PSTA:0 010 000 011 01x xxx. Q, ENTRY=PLSA *
7032          *
7033          * %0700 *
7034          *
7035          *
7036          *
7037          0700 PLSA      CIR JSB PSTA      ODD SR SM JSZ TRP6 SP3B      NPRV
7038          *
7039          *
7040          *
7041          *
7042          * PLDA (Privileged load from absolute address) Instruction *
7043          * ***** *
7044          *
7045          0701 PLDA      JSZ PSHM      SR7 ADD BKK3 JSB TO EMPTY A TOS REG IF SR = 7; BKK3:=0
7046          0702 X ADD      ROB3      BNKS ADD ADD UBA:=ADDR, READ; SKIP IF BNKS < 0
7047          0703 UBA SM CAD      EPSH SP3B UBA SUB CTR NZRO TICB
7048          *
7049          * EPSP; CTR:=(S - ADDR); SKIP IF ADDR > SM AND
7050          * AND S >= ADDR AND BNKS = 0
7051          *
7052          0704      ADD      OPB ADD      RH CCA NEXT ; RH:=OPERAND, CCA, NEXT
7053          0705      ADD      REGN ADD      RH CCA NEXT ; RH:=WORD IN TOS, CCA, NEXT
7054          *
7055          *
7056          *
7057          *
7058          * PSTA (Privileged store into absolute address) Instruction *
7059          * ***** *
7060          *
7061          0706 PSTA      JSZ PULM      SRZ ADD BKK3 TICB JSB TO LOAD ONE TOS IF SR = 0;
7062          * BKK3:=0, TICB LOADS CTR WITH CODE FOR NOP
7063          *
7064          0707 X ADD      WRX3      BNKS ADD NZRO UBA:=ADDR, WRITE USING BKK3;
7065          * SKIP IF BNKS < 0
7066          *
7067          0708 UBA SM CAD      EPOP SP3B UBA SUB CTR TICB EPOP; CTR:=(S - ADDR), SKIP IF ADDR > SM AND
7068          * S >= ADDR AND BNKS = 0
7069          *
7070          0709 RA ADD      REGN DATA ADD NEXT WRITE (S); NEXT
7071          *
7072          *
7073          *
7074          * LSSD is the entry point for LSEA, SSEA, LDEA, and SDEA. *
7075          * The SR preadjust is set to the minimum value, 2, required *
7076          * for any of the four instructions. Q is specified in the LUT *
7077          * to make the TICB option work properly. *
7078          *
7079          *
7080          * $LUT INSTR=LSEA/SSEA/LDEA/SDEA:0 010 000 011 10, ENTRY=LSSD, SR=2, Q *
7081          *
7082          *
7083          070A LSSD      CIR ADD LSR      EVEN 0003 ADDL SP1B SKIP IF NOT CIR(14); SP3B:=3
7084          070B UBA SM CAD      JSB DEA      UNC JSZ TRP6 NPRV JSB IF LDEA OR SDEA INSTRUCTIONS;
7085          * TRAP IF NOT PRIVILEGED
7086          *
7087          070C      CIR JSB SSEA      ODD SR SP1B SUB CTF1 JSB if SSEA instruction; Set F1 if SR >= 3
7088          *
7089          *
7090          * LSEA (Load single word from extended address) instruction *
7091          * ***** *
7092          *
7093          070D LSEA      SR SM ADD      RH OOFF RB ANDL BKK3 ; BKK3 := bank adr (8:8)
7094          C70E SR SM ADD      RH UBB JSZ PSHM SP3B SR7 ; RH := SR + SM, SP3B := bank adr (for rtn
7095          * from #PSHM), Push one TOS if SR = 7
7096          *
7097          *

```

COMMENT



Privileged Memory Reference Instructions

NO	C. S. ADDR	LABEL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
7098	070F		RA	ADD				ROB3	UBB	BNKS	SUB					NZRO UBA:=ADDR, READ; SKIP IF BANK ADDR <> BNKS
7100	0710	UBA	SM	CAD				EPSH	RH	UBA	SUB					TICB EPSH; CTR:=(S - ADDR), SKIP IF ADDR > SM AND
7102																AND S >= ADDR AND BANK ADDR = BNKS
7103	0711			ADD					OPB	ADD		RH	CCA	NEXT		: RH=OPERAND, CCA, NEXT
7105	0712			ADD					REGN	ADD		RH	CCA	NEXT		: RH=WORD IN TOS, CCA, NEXT
7107																
7108																
7109																
7110																
7111																
7112	0713	SSEA		ADD					OOFF	RC	ANDL		BKX3			: BKX3 := bank adr.(8:8)
7114	0714		RB	JSB	SSE1			WRX3	UBB	JSZ	PULM	SP3B	NF1			Write using BKX3, jump if SR >= 3; Else
7116																SP3B := ÜBB (for rtn from #PSHM), push one
7117																TOS
7118	0715		RB	ADD				WRX3	OOFF	UBA	ANDL		BKX3			Write using BKX3; BKX3 := bank adr.(8:8)
7120	0716	SSE1	SR	SM	ADD				UBB	BNKS	SUB		NZRO			UBA:=SR + SM; SKIP IF BANK ADDR <> BNKS
7122	0717		RB	SM	CAD			EPOP	UBA	RB	SUB		TICB			EPOP; CTR:=(S - ADDR), SKIP IF ADDR > SM AND
7124																S >= ADDR AND BANK ADDR <> BNKS
7125	0718		RA	ADD				DATA			ADD		NEXT			WRITE (S); NEXT
7127	0719		RA	ADD		REGN					ADD		NEXT			STORE (S) IN TOS; NEXT

RECORD NO	C S ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
7130																
7131																
7132																
7133																
7134	071A	DEA		CIR	JSB	SDEA		ODD	0002		ADDL		SP2B			JSB IF SDEA INSTRUCTIONS; SP2B:=2
7136																
7137																
7138																
7139																
7140																
7141	071B	LDEA			JSZ	PSM2		SRG5	O0FF	RB	ANDL		BKX3			JSB IF SR > 5; BKX3:=BANK ADDR
7143	071C		RA	ADD				ROX3		RA	INC			ROX3		READ FIRST WORD; READ SECOND WORD
7145	071D			ADD					O0FF	RB	ANDL					
7146	071E			ADD						UBB	BNKS	JSBS	LDE1		ZERO	EPSH: JSB IF BANK ADDR = BNKS
7148	071F			ADD		RH	EP SH	CCA	SR	SM	ADD					NEW (S-1) = FIRST WORD, CCA;
7150																UBB:=SR + SM, EP SH
7151	0720			ADD												NEXT: RREG = S, NEW (S) := SECOND WORD, DCC
7153	0721	LDE1	RA	SM	CAD					EP SH	UBB	OPB	XFRS	RG	DCC	EPSH: CTR := IF ADDR > SM AND S >= ADDR THEN
7155	0722		RA	SM	SUB					RREG	RA	CAD		CTR	TICB	(S - ADDR) ELSE CODE FOR OPERAND
7158																: CTR := IF (ADDR+1) > SM AND S >= (ADDR+1)
7159	0723			REGN	ADD		RH	CCA			ADD					: THEN (S - (ADDR+1)) ELSE CODE FOR OPERAND
7161	0724			ADD						REGN	ADD			RG	DCC	RH:=FIRST WORD, CCA;
7163																NEXT; RG:=SECOND WORD, DCC
7164																
7165																
7166																
7167																
7168	0725	SDEA	SR	SP1B	JSZC	PULM		NCRY	SR	SP2B	JSZC	PUL2				NCRY
7170																
7171	0726			RC	ADD					BNKS	ADD					PULL WORD INTO TOS IF NOT (SR > 3);
7173	0727			RD	ANDL					UBB	ADD					PULL 2 WORDS IF NOT (SR > 2)
7174	0728			UBA	UBB	JSBS	SDE1	ZERO		UBA	ADD			BKX3		READ ADDR (S-2) (WILL BE VALID EITHER WAY);
7176	0729			RA	ADD			DATA			ADD					JSB IF BNKD = BANK ADDR; BKX3:=BANK ADDR
7178	072A			RA	ADD			DATA	SR	SM	ADD					WRITE FIRST WORD
7180	072B	SDE1	RC	SM	CAD					UBB	RC	SUB		CTR	TICB	WRITE SECOND ADDR; UBB:=SR + SM, NEXT
7182																: CTR := IF ADDR > SM AND S >= ADDR THEN
7183	072C			RB	ADD											(S - ADDR) ELSE CODE FOR NOP
7185	072D		RC	SM	SUB		REGN	DATA	RREG	RC	ADD			CTR	TICB	WRITE FIRST WORD; RREG:=S
7187																: CTR := IF (ADDR+1) > SM AND S >= (ADDR+1)
7188	072E		RA	ADD			REGN	DATA			ADD					THEN (S - (ADDR+1)) ELSE CODE FOR NOP
																WRITE SECOND WORD; NEXT

Memory Reference Instructions

\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*

7191  
7192  
7193  
7194  
7195  
7196  
7197  
7198  
7199  
7200  
7201  
7202  
7203  
7204  
7206  
7208  
7210  
7211  
7212  
7213  
7215  
7217  
7219  
7220  
7221  
7222  
7223  
7224  
7225  
7226  
7227  
7228  
7229  
7230  
7231  
7232  
7233  
7234  
7235  
7237  
7239  
7240  
7241  
7243

C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
															***** * INCM; Increment memory, direct cases * *****
															\$LUT INSTR=INCM(DB+):1 010 000 0XX XX,DSPL=8,DB,ENTRY=IMD
															\$LUT INSTR=INCM(DB+):1 010 100 0XX XX,DSPL=8,DB,X,ENTRY=IMD
															\$LUT INSTR=INCM(Q+):1 010 000 10X XX,DSPL=7,Q,ENTRY=IMD
															\$LUT INSTR=INCM(Q+):1 010 100 10X XX,DSPL=7,Q,X,ENTRY=IMD
															\$LUT INSTR=INCM(Q-):1 010 000 110 XX,DSPL=6,Q,F2,ENTRY=IMD
															\$LUT INSTR=INCM(Q-):1 010 100 110 XX,DSPL=6,Q,F2,X,ENTRY=IMD
															\$LUT INSTR=INCM(S-):1 010 000 111 XX,DSPL=6,SM,F2,ENTRY=IMSM
															\$LUT INSTR=INCM(S-):1 010 100 111 XX,DSPL=6,SM,F2,X,ENTRY=IMSM
072F	IMSM	SR	UBA	ADD				ADD							UBA:=SR + (SM + XC);
0730	IMD	UBA	DSPL	ADSB		RH	ROD	SR	SM	ADD					RH:=UBA:=(BASE + XC) +/- DSPL, READ; UBB:=S
0731	IMD1	UBA	SM	CAD				UBB	UBA	BNDE			CTR	TICB	; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>S AND S>=ADDR AND
															NOT (FSS AND (DB REL ADDR OR TFF)) THEN
0732															(S-ADDR) ELSE CODE FOR OPERAND AND NOP
0733	IMD2	UBA	REGN	ADD			CCO			ADD					UBA:=1, BOUNDS CHECK ADDR >= DL
0734										ADD					UBA:=UBA + MEMORY LOCATION, CCO;
															WRITE MEMORY LOCATION OR STORE IN TOS; NEXT
															***** * INCM; Increment memory, indirect cases * *****
															\$LUT INSTR=INCM(DB+):1 010 010 0XX XX,DSPL=8,DB,INDR,ENTRY=IMID
															\$LUT INSTR=INCM(DB+):1 010 110 0XX XX,DSPL=8,DB,X,INDR,ENTRY=IMID
															\$LUT INSTR=INCM(Q+):1 010 010 10X XX,DSPL=7,Q,INDR,ENTRY=IMID
															\$LUT INSTR=INCM(Q-):1 010 010 110 XX,DSPL=6,Q,INDR,F2,ENTRY=IMID
															\$LUT INSTR=INCM(Q-):1 010 110 110 XX,DSPL=6,Q,X,INDR,F2,ENTRY=IMID
															\$LUT INSTR=INCM(S-):1 010 010 111 XX,DSPL=6,SM,INDR,F2,ENTRY=IMIS
															\$LUT INSTR=INCM(S-):1 010 110 111 XX,DSPL=6,SM,X,INDR,F2,ENTRY=IMIS
0735	IMIS	SR	SM	ADD				ADD							UBA:=SR + SM;
0736	IMID	UBA	DSPL	ADSB		RH	ROD	SR	SM	ADD					RH:=UBA:=BASE +/- DSPL, READ; SP3B:=UBB:=S;
0737								UBB	UBA	BNDE			CTR	TICB	; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND
															S>=ADDR AND NOT (FSS AND DB REL ADDR)
															THEN (S-ADDR) ELSE CODE FOR OPA AND NOP
0738															UBA:=XC + DB, BOUNDS CHECK ADDR >= DL, STFF
0739															RH:=UBA:=TARGET ADDR, READ; UBB:=S, JSB

UBA:=SR + (SM + XC);  
RH:=UBA:=(BASE + XC) +/- DSPL, READ; UBB:=S  
; BOUNDS CHECK S>=ADDR,  
CTR:=IF ADDR>S AND S>=ADDR AND  
NOT (FSS AND (DB REL ADDR OR TFF)) THEN  
(S-ADDR) ELSE CODE FOR OPERAND AND NOP  
UBA:=1, BOUNDS CHECK ADDR >= DL  
UBA:=UBA + MEMORY LOCATION, CCO;  
WRITE MEMORY LOCATION OR STORE IN TOS; NEXT

UBA:=SR + SM;  
RH:=UBA:=BASE +/- DSPL, READ; SP3B:=UBB:=S;  
; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND  
S>=ADDR AND NOT (FSS AND DB REL ADDR)  
THEN (S-ADDR) ELSE CODE FOR OPA AND NOP  
UBA:=XC + DB, BOUNDS CHECK ADDR >= DL, STFF  
RH:=UBA:=TARGET ADDR, READ; UBB:=S, JSB

Memory Reference Instructions  
\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*

C. S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
7246																
7247																
7248																
7249																
7250																
7251																
7252																
7253																
7254																
7255																
7256																
7257																
7258																
7259	073A	DMS	SR	UBA	ADD											
7261	073B	DMD	UBA	DSPL	ADSB		RH	ROD	SR	SM	ADD					
7263	073C	DMD1	UBA	SM	CAD				UBB	UBA	BNDE			CTR	TICB	
7265																
7266																
7267																
7268	073D				JSBC	IMD2		UNC	RH	DL	BNDE					
7270																
7271																
7272																
7273																
7274																
7275																
7276																
7277																
7278																
7279																
7280																
7281																
7282																
7283																
7284	073E	DMIS	SR	SM	ADD											
7286	073F	DMID	UBA	DSPL	ADSB		RH	ROD	SR	SM	ADD			SP3B		
7288	074J		UBA	SM	CAD				UBB	UBA	BNDE			CTR	TICB	
7290																
7291																
7292	074I		XC	DB	ADD				RH	DL	BNDE			STFF		
7294	074Z		UBA	REGN	ADD		RH	ROD	SP3B	DL	JSB	DMD1		UNC		

UBA:=SR + {SM + XC};  
RH:=UBA:={BASE +/- DSPL, READ; UBB:=S  
; BOUNDS CHECK S>=ADDR,  
CTR:=IF ADDR > S AND S >= ADDR AND  
NOT (FSS AND (DB REL ADDR OR TFF)) THEN  
{S-ADDR} ELSE CODE FOR OPERAND AND NOP  
UBA:=-1, JSB; BOUNDS CHECK ADDR >= DL

UBA:=SR + SM;  
RH:=UBA:=BASE +/- DSPL, READ; SP3B:=UBB:=S  
; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND  
S>ADDR AND NOT (FSS AND DB REL ADDR)  
THEN (S-ADDR) ELSE CODE FOR OPA AND NOP  
UBA:=XC + DB; BOUNDS CHECK ADDR >= DL, STFF  
RH:=UBA:=TARGET ADDR, READ; UBB:=S, JSB

C. S.  
ADDR

Memory Reference Instructions

\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*

LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

7297 *
7298 * ADDM; Add memory to TOS, DB, Q, and S relative *
7299 *
7300 *
7301 $LUT INSTR=ADDM(DB+):0 111 001 0XX XX,SR=1,DSPL=8,DB,ENTRY=AMD
7302 $LUT INSTR=ADDM(DB+):0 111 101 0XX XX,SR=1,DSPL=8,DB,X,ENTRY=AMD
7303 $LUT INSTR=ADDM(Q+):0 111 001 10X XX,SR=1,DSPL=7,Q,ENTRY=AMD
7304 $LUT INSTR=ADDM(Q+):0 111 101 10X XX,SR=1,DSPL=7,Q,X,ENTRY=AMD
7305 $LUT INSTR=ADDM(Q-):0 111 001 110 XX,SR=1,DSPL=6,Q,F2,ENTRY=AMD
7306 $LUT INSTR=ADDM(Q-):0 111 101 110 XX,SR=1,DSPL=6,Q,F2,X,ENTRY=AMD
7307 $LUT INSTR=ADDM(S-):0 111 001 111 XX,SR=1,DSPL=6,SM,F2,ENTRY=AMS
7308 $LUT INSTR=ADDM(S-):0 111 101 111 XX,SR=1,DSPL=6,SM,F2,X,ENTRY=AMS
7309 *
7310 0743 AMS SR UBA ADD ADD
7312 0744 AMD UBA DSPL ADSB RH ROD SR SM ADD CF2
7314
7315 0745 AMD1 UBA SM CAD UBB UBA BNDE CTR TICB
7317
7318
7319 0746 ASMN RH DL BNDE ADD
7321 0747 RA REGN ADSB RA CCO JSZ NEXT UNC
7323 *
7324 *
7325 * ADDM; Add memory to TOS, Indirect DB, Q, and S relative *
7326 *
7327 *
7328 $LUT INSTR=ADDM(DB+):0111 0110 XXXX,SR=1,DSPL=8,DB,INDR,ENTRY=AMID
7329 $LUT INSTR=ADDM(DB+):0111 1110 XXXX,SR=1,DSPL=8,DB,X,INDR,ENTRY=AMID
7330 $LUT INSTR=ADDM(Q+):0111 0111 0XXX,SR=1,DSPL=7,Q,INDR,ENTRY=AMID
7331 $LUT INSTR=ADDM(Q+):0111 1111 0XXX,SR=1,DSPL=7,Q,X,INDR,ENTRY=AMID
7332 $LUT INSTR=ADDM(Q-):0111 0111 10XX,SR=1,DSPL=6,Q,INDR,F2,ENTRY=AMID
7333 $LUT INSTR=ADDM(Q-):0111 1111 10XX,SR=1,DSPL=6,Q,X,INDR,F2,ENTRY=AMID
7334 $LUT INSTR=ADDM(S-):0111 0111 11XX,SR=1,DSPL=6,SM,INDR,F2,ENTRY=AMIS
7335 $LUT INSTR=ADDM(S-):0111111111XX,SR=1,DSPL=6,SM,X,INDR,F2,ENTRY=AMIS
7336 *
7337 0748 AMIS SR SM ADD ADD
7339 0749 AMID UBA DSPL ADSB RH ROD SR SM ADD SP3B CF2
7341
7342 074A UBA SM CAD UBB UBA BNDE CTR TICB
7344
7345
7346 074B XC DB ADD STFF
7348 074C UBA REGN ADD RH ROD SP3B JSB AMD1 UNC

```

```

UBA:=SR + [SM + XC];
RH:=UBA:=(BASE + XC) +/- DSPL, READ;
UBB:=S, CF2 FOR ADDITION
; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM
AND S>=ADDR AND NOT (FSS AND DB REL ADDR)
THEN (S-ADDR) ELSE CODE FOR OPA AND NOP
BOUNDS CHECK ADDR >= DL;
(S):=(S) +/- (ADDR), CCO; NEXT

```

```

UBA:=SR + SM;
RH:=UBA:=BASE +/- DSPL, READ;
SP3B:=UBB:=S, CF2 FOR ADDITION
; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND
S>=ADDR AND NOT (FSS AND DB REL ADDR)
THEN (S-ADDR) ELSE CODE FOR OPA AND NOP
UBA:=XC + DB; BOUNDS CHECK ADDR >= DL, STFF
RH:=UBA:=TARGET ADDR, READ; UBB:=S, JSB

```

		Memory Reference Instructions												
C. S.		***** ALU A *****					***** ALU B *****							
ADDR	LABEL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP
7351														
7352														
7353														
7354														
7355														
7356														
7357														
7358														
7359														
7360	074D	AMP	UBA	DSPL	ADSB		RH	ROP				ADD		
7362	074E	AMP1	UBA	PB	UBNE				PL	UBA		UBNE		
7364	074F		RA	OPA	ADD		RA	CCO				ADD		NEXT
7366														
7367														
7368														
7369														
7370														
7371														
7372														
7373														
7374														
7375														
7376	0750	AMIP	UBA	DSPL	ADSB		RH	ROP				ADD		
7378	L751		XC	UBA	ADD					UBA	PB	UBNE		
7380														
7381	0752		UBA	OPA	JSB	AMP1		ROP	PL	RH		UBNE		
7383														
7384														
7385														
7386														
7387														
7388														
7389														
7390														
7391														
7392														
7393														
7394														
7395														
7396														
7397														
7398	0753	SMS	SR	UBA	ADD							ADD		
7400	0754	SMD	UBA	DSPL	ADSB		RH	ROD	SR	SM		ADD		SF2
7402														
7403	0755	SMD1	UBA	SM	JSBC	ASMN		UNC	UBB	UBA		BNDE		CTR TICB
7405														
7406														

COMMENT

RH:=UBA:=(P + XC) +/- DSPL, READ;  
BOUNDS CHECK ADDR >= PB; CHECK PL >= ADDR  
(S):=(S) + MEMORY LOCATION, CCO; NEXT

RH:=UBA:=P +/- DSPL, READ;  
UBA:=XC + INDIRECT CELL ADDR;  
BOUNDS CHECK INDIRECT CELL ADDR >= PB  
READ XC + CELL ADDR + CELL CONTENTS, JSB  
BOUNDS CHECK PL>= INDIRECT CELL ADDR

UBA:=SR + (SM + XC);  
RH:=UBA:=(BASE + XC) +/- DSPL, READ;  
UBB:=S, SF2 FOR SUBTRACTION  
JSB: BOUNDS CHECK S>=ADDR, CTR: IF ADDR>SM  
AND S>=ADDR AND NOT (FSS AND DB REL ADDR)  
THEN (S-ADDR) ELSE CODE FOR OPA AND NOP

C. S. Memory Reference Instructions  
 ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

7408 *
7409 * SUBM; Subtract memory from TOS, Indirect DB, Q, and S relative *
7410 *
7411 *
7412 $LUT INSTR=SUBM(DB+):1000 0110 XXXX,SR=1,DSPL=8,DB,INDR,ENTRY=SMID
7413 $LUT INSTR=SUBM(DB+):1000 1110 XXXX,SR=1,DSPL=8,DB,X,INDR,ENTRY=SMID
7414 $LUT INSTR=SUBM(Q+):1000 0111 OXXX,SR=1,DSPL=7,Q,INDR,ENTRY=SMID
7415 $LUT INSTR=SUBM(Q+):1000 1111 OXXX,SR=1,DSPL=7,Q,X,INDR,ENTRY=SMID
7416 $LUT INSTR=SUBM(Q-):1000 0111 10XX,SR=1,DSPL=6,Q,INDR,F2,ENTRY=SMID
7417 $LUT INSTR=SUBM(Q-):1000 1111 10XX,SR=1,DSPL=6,Q,X,INDR,F2,ENTRY=SMID
7418 $LUT INSTR=SUBM(S-):1000 0111 11XX,SR=1,DSPL=6,SM,INDR,F2,ENTRY=SMIS
7419 $LUT INSTR=SUBM(S-):1000 1111 11XX,SR=1,DSPL=6,SM,X,INDR,F2,ENTRY=SMIS
7420 *
7421 0756 SMIS SR SM ADD ADD UBA:=SR ; SM;
7422 0757 SMID UBA DSPL ADSB RH ROD SR SM ADD SP3B SF2 RH:=UBA:=BASE +/- DSPL READ;
7423 *
7424 *
7425 *
7426 0758 UBA SM CAD UBB UBA BNDE CTR TICB SP3A:=UBB:=S, SF2 FOR SUBTRACTION
7427 *
7428 *
7429 *
7430 0759 XC DB ADD ADD UBA:=UBB:=S, SF2 FOR SUBTRACTION
7431 075A UBA REGN ADD RH ROD RH DL BNDE STFF UBA:-XC + DB; BOUNDS CHECK ADDR >= DL STFF
7432 *
7433 *
7434 *
7435 *
7436 * SUBM; Subtract memory from TOS, P relative *
7437 *
7438 *
7439 $LUT INSTR=SUBM(P+):1 000 000 OXX XX,SR=1,DSPL=8,P,ENTRY=SMP
7440 $LUT INSTR=SUBM(P+):1 000 100 OXX XX,SR=1,DSPL=8,X,P,ENTRY=SMP
7441 $LUT INSTR=SUBM(P-):1 000 000 1XX XX,SR=1,DSPL=8,P,F2,ENTRY=SMP
7442 $LUT INSTR=SUBM(P-):1 000 100 1XX XX,SR=1,DSPL=8,X,F2,P,ENTRY=SMP
7443 *
7444 075B SMP UBA DSPL ADSB RH ROP ADD RH:=UBA:=(P + XC) +/- DSPL READ;
7445 075C SMP1 UBA PB UBNE PL UBA UBNE BOUNDS CHECK ADDR >= PB; CHECK PL >= ADDR
7446 *
7447 075D RA OPA SUB RA CCO ADD (S):=(S) - MEMORY LOCATION, CCO; NEXT
7448 *
7449 *
7450 *
7451 *
7452 * SUBM; Subtract memory from TOS, Indirect P relative *
7453 *
7454 *
7455 $LUT INSTR=SUBM(P+):1000 0100 XXXX,SR=1,DSPL=8,INDR,P,ENTRY=SMIP
7456 $LUT INSTR=SUBM(P+):1000 1100 XXXX,SR=1,DSPL=8,X,INDR,P,ENTRY=SMIP
7457 $LUT INSTR=SUBM(P-):1000 0101 XXXX,SR=1,DSPL=8,INDR,F2,P,ENTRY=SMIP
7458 $LUT INSTR=SUBM(P-):1000 1101 XXXX,SR=1,DSPL=8,X,INDR,F2,P,ENTRY=SMIP
7459 *
7460 075E SMP1 UBA DSPL ADSB RH ROP ADD RH:=UBA:=P +/- DSPL READ;
7461 075F XC UBA ADD UBA PB UBNE UBA:=XC + INDIRECT CELL ADDR;
7462 *
7463 *
7464 *
7465 0760 UBA OPA JSB SMP1 ROP PL RH UBNE BOUNDS CHECK INDIRECT CELL ADDR >= PB
7466 *
7467 *
7468 *
7469 *
7470 *
7471 *
7472 *
7473 *
7474 *
7475 *
7476 *
7477 *
7478 *
7479 *
7480 *
7481 *
7482 *
7483 *
7484 *
7485 *
7486 *
7487 *
7488 *
7489 *
7490 *
7491 *
7492 *
7493 *
7494 *
7495 *
7496 *
7497 *
7498 *
7499 *
7500 *
  
```

RECORD NO	C. S. ADDR	Memory Reference Instructions	***** ALU A *****	***** ALU B *****	COMMENT
NO	ADDR	LABEL RREG SREG FUNC SFNC STOR SPSK	RREG SREG FUNC SFNC STOR SPEC SKIP		
7469		*****			
7470		* MPYM; Multiply TOS by memory DB, Q, and S relative			
7471		*****			
7472		*****			
7473		\$LUT INSTR=MPYM(DB+):1 001 001 0XX XX,SR=1,DSPL=8,DB,ENTRY=MMDQ			
7474		\$LUT INSTR=MPYM(DB+):1 001 101 0XX XX,SR=1,DSPL=8,DB,X,ENTRY=MMDQ			
7475		\$LUT INSTR=MPYM(Q+):1 001 001 10X XX,SR=1,DSPL=7,Q,ENTRY=MMDQ			
7476		\$LUT INSTR=MPYM(Q+):1 001 101 10X XX,SR=1,DSPL=7,Q,X,ENTRY=MMDQ			
7477		\$LUT INSTR=MPYM(Q-):1 001 001 110 XX,SR=1,DSPL=6,Q,F2,ENTRY=MMDQ			
7478		\$LUT INSTR=MPYM(Q-):1 001 101 110 XX,SR=1,DSPL=6,Q,F2,X,ENTRY=MMDQ			
7479		\$LUT INSTR=MPYM(S-):1 001 001 111 XX,SR=1,DSPL=6,SM,F2,ENTRY=MPMS			
7480		\$LUT INSTR=MPYM(S-):1 001 101 111 XX,SR=1,DSPL=6,SM,F2,X,ENTRY=MPMS			
7481		*****			
7482	0761	MPMS SR SM ADD	RH ROD SR SM ADD	SP3B	UBA:=SR + SM
7484	0762	MMDQ UBA DSPL ADSB	UBB UBA BNDE	CTR TICB	RH:=UBA:=BASE+DSPL; SP3B:=UBB:=SR+SM
7486	0763	MMD1 UBA SM CAD			; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND
7488					S>=ADDR AND NOT (FSS AND DB REL ADDR)
7489					THEN (S-ADDR) ELSE CODE FOR OPERAND
7490	0764	RH DL BNDE	JSB MMP2	UNC	BOUNDS CHECK ADDR >= DL; JSB
7492		*****			
7493		* MPYM; Multiply TOS by memory indirect DB, Q, and S relative			
7494		*****			
7495		*****			
7496		*****			
7497		\$LUT INSTR=MPYM(DB+):1001 0110 XXXX,SR=1,DSPL=8,DB,INDR,ENTRY=MMID			
7498		\$LUT INSTR=MPYM(DB+):1001 1110 XXXX,SR=1,DSPL=8,DB,INDR,X,ENTRY=MMID			
7499		\$LUT INSTR=MPYM(Q+):1001 0111 0XXX,SR=1,DSPL=7,Q,INDR,ENTRY=MMID			
7500		\$LUT INSTR=MPYM(Q+):1001 1111 0XXX,SR=1,DSPL=7,Q,INDR,X,ENTRY=MMID			
7501		\$LUT INSTR=MPYM(Q-):1001 0111 10XX,SR=1,DSPL=6,Q,INDR,F2,ENTRY=MMID			
7502		\$LUT INSTR=MPYM(Q-):1001 1111 10XX,SR=1,DSPL=6,Q,INDR,F2,X,ENTRY=MMID			
7503		\$LUT INSTR=MPYM(S-):1001 0111 11XX,SR=1,DSPL=6,SM,INDR,F2,ENTRY=MMIS			
7504		\$LUT INSTR=MPYM(S-):1001111111XX,SR=1,DSPL=6,SM,INDR,F2,X,ENTRY=MMIS			
7505		*****			
7506	0765	MMIS SR UBA ADD	RH ROD SR SM ADD	SP3B	UBA:=SM + SR
7508	0766	MMID UBA DSPL ADSB	UBB UBA BNDE	CTR TICB	RH:=UBA:=BASE + DSPL, READ;
7510					SP3B:=UBB:=SR + SM
7511	0767	UBA SM CAD			; BOUNDS CHECK S>=ADDR, CTR:=IF ADDR>SM AND
7513					S>=ADDR AND NOT (FSS AND DB REL ADDR)
7514					THEN (S-ADDR) ELSE CODE FOR OPERAND
7515	0768	XC DB ADD	RH ROD RH SP3B DL BNDE	STFF	UBA:=XC+DB; BOUNDS CHECK ADDR >= DL, STFF
7517	0769	UBA REGN ADD	JSB MMP2	UNC	RH:=UBA:=TARGET ADDR, READ; UBB:=S, JSB





C S  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

```

*****
* CMPM; Compare TOS with memory, DB, Q, and S relative *
*****
$LUT INSTR=CMPM(DB+):0 110 001 0XX XX,SR=1,DSPL=8,DB,ENTRY=CMDM
$LUT INSTR=CMPM(DB+):0 110 101 0XX XX,SR=1,DSPL=8,DB,X,ENTRY=CMDM
$LUT INSTR=CMPM(Q+):0 110 001 10X XX,SR=1,DSPL=7,Q,ENTRY=CMDM
$LUT INSTR=CMPM(Q+):0 110 101 10X XX,SR=1,DSPL=7,Q,X,ENTRY=CMDM
$LUT INSTR=CMPM(Q-):0 110 001 110 XX,SR=1,DSPL=6,Q,F2,ENTRY=CMDM
$LUT INSTR=CMPM(Q-):0 110 101 110 XX,SR=1,DSPL=6,Q,F2,X,ENTRY=CMDM
$LUT INSTR=CMPM(S-):0 110 001 111 XX,SR=1,DSPL=6,SM,F2,ENTRY=CMS
$LUT INSTR=CMPM(S-):0 110 101 111 XX,SR=1,DSPL=6,SM,F2,X,ENTRY=CMS
*****
0774 CMS SR UBA ADD ADD UBA
0775 CMDM UBA DSPL ADSB RH ROD SR SM ADD
0776 CMD2 UBA SM CAD UBA BNDE CTR TICB
*****
0777 RA REGN ADD RH DL BNDE EPOP
0778 RA REGN SUB NOFL INC
0779 RA REGN ADD NEXT RA UBB IOR CCA
*****
077A RA REGN SUB CCA ADD NEXT
*****
* CMPM; Compare TOS with memory, Indirect DB, Q, and S relative *
*****
$LUT INSTR=CMPM(DB+):0110 0110 XXXX,SR=1,DSPL=8,DB,INDR,ENTRY=CMID
$LUT INSTR=CMPM(DB+):0110 1110 XXXX,SR=1,DSPL=8,DB,X,INDR,ENTRY=CMID
$LUT INSTR=CMPM(Q+):0110 0111 0XXX,SR=1,DSPL=7,Q,INDR,ENTRY=CMID
$LUT INSTR=CMPM(Q+):0110 1111 0XXX,SR=1,DSPL=7,Q,X,INDR,ENTRY=CMID
$LUT INSTR=CMPM(Q-):0110 0111 10XX,SR=1,DSPL=6,Q,INDR,F2,ENTRY=CMID
$LUT INSTR=CMPM(Q-):0110 1111 10XX,SR=1,DSPL=6,Q,X,INDR,F2,ENTRY=CMID
$LUT INSTR=CMPM(S-):0110 0111 11XX,SR=1,DSPL=6,SM,INDR,F2,ENTRY=CMIS
$LUT INSTR=CMPM(S-):0110111111XX,SR=1,DSPL=6,SM,X,INDR,F2,ENTRY=CMIS
*****
077B CMIS SR SM ADD ADD UBA
077C CMID UBA DSPL ADSB RH ROD SR SM ADD
077D UBA SM CAD UBA BNDE CTR TICB
*****
077E XC DB ADD RH DL BNDE STFF
077F UBA REGN ADD RH ROD SP3B JSB CMD2 UNCL

```

COMMENT

```

UBA:=SR + (SM + XC);
RH:=UBA:=(BASE + XC) +/- DSPL, READ; UBB:=S
; BOUNDS CHECK S>=ADDR, CTR=IF ADDR>SM AND
S>=ADDR AND NOT (FSS AND (DB REL ADDR OR
TFF)) THEN (S-ADDR) ELSE CODE FOR OPERAND
; BOUNDS CHECK ADDR >= DL,POP TOS
SKIP IF NO OVERFLOW ON (S) - MEMORY; UBB:=1
NEXT IF OVERFLOW;
SET CCL ON (S); UBB CANNOT EQUAL ZERO
SET CCA ON ((S) - MEMORY) IF NOFL; NEXT

```

PAGE 157  
RECORD  
NO

Memory Reference Instructions

10/ 2/86 9:26 AM

C.S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```
7622 *****
7623 * CMPM; Compare TOS with memory, P relative *
7624 *****
7625 *
7626 $LUT INSTR=CMPM(P+):0 110 000 OXX XX,SR=1,DSPL=8,P,ENTRY=CMPM
7627 $LUT INSTR=CMPM(P+):0 110 100 OXX XX,SR=1,DSPL=8,X,P,ENTRY=CMPM
7628 $LUT INSTR=CMPM(P-):0 110 000 IXX XX,SR=1,DSPL=8,P,F2,ENTRY=CMPM
7629 $LUT INSTR=CMPM(P-):0 110 100 IXX XX,SR=1,DSPL=8,X,F2,P,ENTRY=CMPM
7630 *
7631 0780 CMPM UBA DSPL ADSB RH ROP ADD
7633 0781 CMP1 UBA PB UBNE PL UBA UBNE EPOP RH:=UBA:=(P + XC) +/- DSPL, READ;
7635 * BOUNDS CHECK ADDR >= PB; CHECK PL >= ADDR
7636 0782 RA OPA SUB NOFL NEXT RA UBB INC SKIP IF NO OVERFLOW ON (S) - MEMORY; UBB:=1
7638 0783 XC UBA ADD NEXT IOR CCA NEXT IF OVERFLOW;
7640 0784 RA OPA SUB CCA ADD NEXT SET CCL ON (S); UBB CANNOT EQUAL ZERO
7641 * SET CCA ON ((S) - MEMORY) IF NOFL; NEXT
7643 *****
7644 *
7645 * CMPM; Compare TOS with memory, Indirect P relative *
7646 *****
7647 *
7648 $LUT INSTR=CMPM(P+):0110 0100 XXXX,SR=1,DSPL=8,INDR,P,ENTRY=CMIP
7649 $LUT INSTR=CMPM(P+):0110 1100 XXXX,SR=1,DSPL=8,X,INDR,P,ENTRY=CMIP
7650 $LUT INSTR=CMPM(P-):0110 0101 XXXX,SR=1,DSPL=8,INDR,F2,P,ENTRY=CMIP
7651 $LUT INSTR=CMPM(P-):0110 1101 XXXX,SR=1,DSPL=8,X,INDR,F2,P,ENTRY=CMIP
7652 *
7653 C785 CMIP UBA DSPL ADSB RH ROP ADD
7655 0/86 XC UBA ADD UBA PB UBNE RH:=UBA:=P +/- DSPL, READ;
7657 0787 UBA OPA JSB CMP1 ROP PL RH UBNE UBA:=XC + INDIRECT CELL ADDR;
7658 * BOUNDS CHECK INDIRECT CELL ADDR >= PB
7660 * READ XC + CELL ADDR + CELL CONTENTS; JSB
* BOUNDS CHECK PL >= INDIRECT CELL ADDR
```

Microcode Logging Instruction

NO	C.S. ADDR	LABL	RREG	SREG	SFUNC	SPNC	STOR	SPSK	RREG	SREG	SFUNC	STOR	SPEC	SKIP	COMMENT
7662															
7663															
7664															
7665															
7666															
7667															
7668															
7669															
7670															
7671															
7672															
7673															
7674															
7675															
7676	0788	MLOG													Empty TOS if SR <> 0; CTR := XR34 REGN code
7678	0789		SM	INC	PSHA		SRNZ	00A2	ADDL		CTR				Start writing data at SM + 1; RA := stopper
7680	078A		REGN	ADD			WRS	00A6	ADDL		RA				Write msw of data; inc CTR
7682	078B		UBB	ADD			DATA		REGN	ADD					Write lsw of data; SM = SM + 2
7684	078C			ADD			DATA	0002	SM	ADDL		SM			: Loop back if CTR was <> A5
7686	078D		00A5	ADDL		RA		00A2	CTR	JSBS	*-2				: CTR := XR34 REGN code
7688	078E			ADD		REGN			ADD		CTR				Clear extended register pair
7690	078F			ADD				RA	CTRS	JSBS	*-1				: Loop back to clear another XR if CTR was <> A5
7692															
7693	0790			ADD					JSL	NEX1					: Take a slow path to the next instruction

```

7696 *****
7697 *
7698 * POWER ON: *
7699 * *
7700 * 1) Read (ZI+1) *
7701 * 2) Set RUNFF, clear PONINT* *
7702 * 3) Ext. Label Parameter = !A301 (%121401) *
7703 * 4) Initialize TCLK to 1 *
7704 * 5) Go to HALT if not running at Power Failure *
7705 * 6) Set up ICS *
7706 * 7) Trap to segment 1 *
7707 * *
7708 * Entered with RA = !C606 *
7709 * *
7710 *****
7711 *
7712 0791 PON 2000 ADDL XR12 JSL CKSM BNKD UNC XR12=4000/2 ;BNKD=0 (2324)
7714 RA ADD RRZ ROD 0030 ADDL CTR Read abs(8); CTR := TCLK optn
7715 SPOA CSL SPOA ROBD UBA INC REGN SPOA := %121401 (seg 1,STT %43); TCLK := 1
7717 OPA INC XR12 ROBD RA UBA ADD LLZ SP1B Read (ZI+1); SP1B := %121401 (seg 1,STT %43)
7719 XR12 ADD LSL XR12 CF1 RA OPB ADD LLZ CCPX XR12=4000 ; CLEAR PONINT*, SET RUNFF
7721 JSZ ICS POS Clear F1 for #IR1.
7723 ADD LSL XR12 CF1 OPB JSL STOP halt if not running, else set up ICS
7725 ADD LSL XR12 CF1 OPB JSL STOP Clear XR15; BNKS := 0, trap to segment 1
7726 0797 ADD XR15 JSL IR1 BNKS UNC

```



FLUSH instruction

C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
7778																*****	
7779																*	
7780																FLUSH is executed as the last instruction of a	
7781																software power fail routine. (%020104 000005)	
7782																*	
7783																1) Push TOS registers into memory.	
7784																2) FLUSH_OK := false, \$FFFF. (so that the DCU will	
7785																not attempt to auto-restart MPE after a bad flush)	
7786																3) Read cache status, CACSTAT, to determine cache	
7787																type - old, or new.	
7788																4) Flush CPU cache. (use NEWC to flush new cache)	
7789																5) Clear FLUSH bit in CPX2.	
7790																6) Initiate flush of IOA cache(s).	
7791																7) FLUSH_OK := true, \$AAAA (so DCU can enable an	
7792																auto-restart)	
7793																8) Flush FLUSH_OK to main memory by reading two other	
7794																memory banks at the same address.	
7795																9) Send SHUTDOWN message to main memory.	
7796																10) Wait for Certain Death, (PON goes to 0.)	
7797																*	
7798																Entered with SP4A = !1000, BKX5 = 0	
7799																*	
7800																Re-written for new 128K cache, 8/6/85, Chris Shaker (2527)	
7801																*	
7802																*****	
7803																*	
7804	07A5	FLSH		JSZ	PSHA			SRNZ			ADD			BKX3	SF4B	Empty TOS registers; BKX3:=0. Set F4B (2527)	
7806																for IOMS and L2PF routines (2527)	
7807	07A6		0353	ADDL				0009			ADDL			CTR		Adr of FLUSH_OK; CTR for CACSTAT REGN (2527)	
7809	07A7			ADD	UBA		RA	WRX3			ADDL			SP3B		Set up to write FALSE to FLUSH_OK; (2527)	
7811																BUSC opcode to read CACSTAT. (2527)	
7812	07A8										ADD			WRX3		FLUSH_OK := FALSE (\$FFFF); Set addr (2527)	
7814																for BUSC (addr does not matter). (2527)	
7815	07A9										ADD			BUSC		Read FLUSH_OK (to wait for write); (2527)	
7817																Request cache status. (2527)	
7818	07AA										ADD			RA	ADD	Wait one cycle before reading OPA; (2527)	
7820																SP1B := &FLUSH_OK; (2527)	
7821	07AB										ADD					Mask to set FLUSH in CPX2; (2527)	
7823	07AC										ADD			UBB	ADD	Go flush new cache or fall into code (2527)	
7825																that flushes the old cache; Set the (2527)	
7826																FLUSH bit in CPX2. (2527)	
7827																*	
7828																*	
7829																Flush the old CPU cache	
7830	07AD	OLDC									ADDL			SP2B		SP2B := last block address (2527)	
7832	07AE	OLD1									REPN				0003	If block adr<0 exit; (2527)	
7834																Repeat next line 4 times. (2527)	
7835	07AF										ADD				DCTR	CTOR	IOR blk adr into adr, do read; (2527)
7837																inc adr by 1000.	
7838	07B0										ADDL			SP2B		Loop back; SP2B := next lowest block (2527)	
7840																address. (2527)	







C. S. ADDR	LABL	RREG	SREG	FUNC	STOR	SPSK	RREG	SREG	FUNC	STOR	SPEC	SKIP	COMMENT
7970													
7971													
7972													
7973													
7974	07D4	DCU1		ADD			UBB	ADD			CCPX		; Set RUN FF for DCU
7976	07D5		SPOA	JSZ	RSRT	UNC		ADD			DBUG		Restart instr; Inform DCU that system is ready to start instruction
7978													
7979													
7980													
7981													
7982													
7983	07D6	DCU2	00FF	DBUS	ANDL			ADD			CTX		Mask off the data byte from DCU; CTX := 0
7985	07D7		UBA	ADD	RLZ	SP4A		ADD					SP4A.(0:8) := DBUS.(8:8), shifted data byte
7987	07D8		00FF	REGN	ANDL		0018	ADDL					Mask off ms byte of Switch Update Register, (SUR); UBB := DCUSTORE code
7989	07D9		UBA	SP4A	IOR	REGN		UBB	JSB	CBE	CTR	UNC	Merge new ms byte with old SUR and store SUR
7992													; Set counter to DCUSTORE and jump to exit
7993													
7994													
7995													
7996													
7997	07DA	DCU3	00FF	DBUS	ANDL	SP4A		ADD			CTX		Mask off data byte from DCU; CTX := 0
7999	07DB		FF00	REGN	ANDL		0018	ADDL					Mask off ls byte of switch update register, (SUR); UBB := DCUSTORE code
8001	07DC		UBA	SP4A	IOR	REGN		UBB	JSB	CBE	CTR	UNC	Merge new ls byte with old SUR and store SUR
8002													; Set counter to DCUSTORE and jump to exit
8004													
8005													
8006													
8007													
8008													
8009	07DD	DCU4		REGN	ADD			ADD			CTX		Read the Switch Update Register; CTX := 0
8011	07DE		0018		ADDL			UBA	ADD		REGN		UBA := DCUSTORE code; Replace Switch Register with SUR contents
8013	07DF				ADD			UBA	JSB	CBE	CTR	UNC	; Set counter to DCUSTORE and exit
8014													
8016													
8017													
8018													
8019													
8020													
8021	07E0	DCU6		DBUS	ADD	RLZ	RH	00E4	ADDL		CTR		1st data byte; CTR := buffer address
8022	07E1			REGN	ADD	LSR			ADD				UBA := word count
8025	07E2		UBA	REGN	ADD		NF2	REGN	ADD		BKX3	ICTR	Current buffer addr, skip if for 1st byte;
8027													Set up bank, CTR := @ control words
8028	07E3		DBUS	ADD	RRZ	RH		UBA	ADD		WRX3	NF2	2nd data byte, Set up addr, skip if 1st byte
8030	07E4			ADD				UBB	ADD		ROX3	UNC	; Read the 1st byte location
8032	07E5		REGN	INC		REGN		RH	ADD		DATA	UNC	Inc the byte count; Store 1st data byte
8034	07E6			ADD				RH	OPB				; Store two data bytes
8036	07E7			ADD				0018	ADDL		CTR		; CTR := DCUSTORE code
8038	07E8		SPOA	ADD		REGN		JSZ	RSRT			UNC	Acknowledge to DCU, restart instruction

Diagnostic Control Unit Command Processor

C. S.	ALU A	ALU B	*****							COMMENT					
ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	
8041															
8042															
8043															
8044															
8045	07E9	DCU7	SP4A	JSB	CBE	POS	0018	ADDL		CTR					Ignore DCU interrupt if interrupts are disabled; Set DCU acknowledge
8047	07EA		DBUS	ADD	RRZ	SPOA	SF2	8A01	ADDL	SP1B					SPOA := param (data byte from DCU); set F2;
8048															SP1B := external label [%105001];
8050	07EB			ADD		REGN	CF1		JSZ	INT8					Acknowledge to DCU; Trap to segment# 1
8051															
8053															
8054															
8055															
8056															
8057															
8058	07EC	DCU8		ADD		REGN		00E5	ADDL		CTR				Acknowledge DCU; CTR := @ control words
8060	07ED			ADD					ADD						Wait for CTR
8062	07EE		REGN	ADD	LSL	SPOA		8F01	ADDL		SP1B				Parm.(0:15) := byte count;
8064															STT# := %17, segment# 1
8065	07EF			ADD		REGN			ADD		REGN				Zero byte count; Clear start flag
8067	07F0		SPOA		INC	SPOA	CF1		JSZ	INT8					Parm.(15:1) := i, clear F1;
8069															Jump to terminate the process
8070															
8071															
8072															
8073															
8074															
8075	07F1	DCU9		ADD		SPOA		8F01	ADDL		SP1B				Parm := 0; STT# 17, segment# 1
8077	07F2		SPOA		JSZ	RSRT	UNC		REGN	JSZ	INT8				Jump to start DCU log process if start flag not set else ignore the whole thing
8079															
8080															
8081															
8082															
8083															
8084	07F3	CBE		ADD		REGN		0200	ADDL						Inform DCU that command has been processed;
8086															Mask for RUN FF
8087	07F4	CBE1	UBB	CPX2	AND				ADD						Isolate RUN FF
8089	07F5			ADD					ADD	JSL	STOP				If not running then stop processing
8091	07F6		SPOA		JSZ	RSRT	UNC		ADD						Restart instruction

RECORD

C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
 ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

8094  
 8095  
 8096  
 8097  
 8098  
 8099  
 8100  
 8101  
 8102  
 8103  
 8104  
 8105  
 8106  
 8107  
 8108  
 8110  
 8111  
 8113  
 8115  
 8116  
 8118  
 8119  
 8121  
 8122  
 8124  
 8125  
 8127  
 8128  
 8130  
 8132

```

*****
*
*   Read DCU Logging Facility -- RDCU
*
*   Entered with RA (8:8). RB = bank, address of buffer
*   RA (0:8) has a control parameter. (0 to transmit data,
*   1 to enable DCU logging to MPE). Normally, the first time
*   thru is with a 1. Then all remaining calls are with 0
*
*   XRA100, XRB100 are used for address, bank
*   XRA101, XRB101 are used for byte count, start flag
*****
*
07F7 RDCU      JSZ  PULM      SRL2      JSZ  PUL2      SRZ
07F8          RA  ADD  LRZ      EPOP      ADDL      CTR
          UBA  JSB  XDCU      ZERO      INC      P  RONP
07F9          ADD      REGN EPOP      ADD      REGN
          ADD      REGN EPOP      ADD      REGN
          JSB  JDCU      UNC  001E      ADDL      CTR
          XDCU      ADD      EPOP      INC      REGN DCTR
07FB          JSB  JDCU      UNC  001E      ADDL      CTR
          XDCU      ADD      EPOP      INC      REGN DCTR
07FD          RB  ADD      REGN CF2      RA  ADD  RRZ  REGN
          JDCU      ADD      REGN      001C      ADDL      CTR
          JDCU      ADD      REGN      JSZ  NEXT      UNC

```

Pull 2 TOS if SR = 0 else pull 1 if SR = 1  
 Isolate control parm, pop 1 TOS;  
 CTR := control words  
 If parm = 0 then jump to enable transfer;  
 Read next instruction  
 Byte count := logging started flag = 0, pop  
 2nd TOS  
 Jump to exit routine;  
 CTR := !IE (for DCUSTOR 6)  
 Pop 2nd TOS; Set logging started flag.  
 CTR := IE4 (buffer address)  
 XRA100 := mem addr, clear byte position flag;  
 XRB100 := mem bank  
 Set DCUSTOR 4 param  
 Notify DCU to start (!IC) or enable (!IE)  
 Jump to next instruction

```

*
8134 *
8135 *X0800
8136 *
8137 *
8138 * DFLT (Double float) Instruction *
8139 *
8140 *
8141 * $LUT INSTR=DFLT:0 000 011 000 xxx xxx, ENTRY=DFLT, SR=2
8142 *
8143 0800 DFLT RB ADD HBF2 RA RB IOR NZRO F2:=SIGN(U); SKIP IF U <>0
8144 0801 ADD SP4A SPOA RA JSB DFLZ UNCL SP4A:=0; JSB IF U = 0
8147 0802 RB ADSB SPOA RA LINK SP1B SPOA:=ABS(MSU); SP1B:=ABS(LSU)
8149 0803 RB ADD CCA 4780 ADDL SP2B CCA ON MSU; SP2B:=EXPONENT OFFSET
8151 0804 SPOA SP1B ADD RLZ SPOA SP3B SPOA (0:8)=LSU; SP3B:=0
8153 0805 SPOA ADD RLZ SP1B ADD LRLZ UBA (0:8)=MSU; UBB=LSU (0:8)
8155 0806 RREG ADD LRLZ SP1B REPC UBA:=MSU (0:8); REPEAT IF NOT BIT8;
8157 * SP1B:=UBB:=LSU
8158 0807 UBA QASL BIT8 UBB LINK SP1B DCTX NORMALIZE TO BIT8;
8160 0808 SREG ADD NF2 CTRS ASR SP1B DCTX SP1B:=LSW, DECREMENT CTX FOR EACH SHIFT LEFT
8161 * SREG:=MSW, SKIP TO SET F1 SAME AS F2;
8162 * UBB (0:9)=EXP ADJUSTMENT - 2
8164 0809 UBB SREG IASR SF1 SP1B LINK RA ROUND BY INCREMENTING BIT32, ASR, F1:=F2,
8166 * UBA (0:10)=EXP ADJUSTMENT - 2; (S)=LSW
8167 080A UBA SP2B ADD RB F1HB RA ADD DCC NEXT (S-1)=MSW+(EXP(U)+EXP(V)-256+2), SET SIGN;
8169 080B DFLZ ADD CCA ADD DCC ON LSU, NEXT
8170 * SET CCA ON 0; NEXT
8172 *
8173 *
8174 * FLT (Float) Instruction *
8175 *
8176 *
8177 * $LUT INSTR=FLT:0 000 100 111 XX, ENTRY=FLT, SR=1
8178 *
8179 080C FLT RA ADD HBF2 RA JSZ PSHM SR7 F2:=SIGN (S); JSZ IF SR = 6
8181 080D ADD UNCL SPOA NF2 RA JSB FLTZ ZERO SP4A:=0; SKIP IF (S) >= 0; JSB IF (S) = 0
8183 080E JSB FLTN UNCL 4380 RA ADDL SP1B JSB IF (S) < 0; SP1B:=EXPONENT OFFSET
8185 080F RA ADD RA ADD RLZ SP2B UBA:=(S); JSB IF (S)<0; UBB (0:8)=(S)
8187 0810 FLT1 UBA ADD LRLZ BIT8 UBB REPC SP2B SF1 UBA:=MSW (0:8); SKIP REPEAT IF BIT8;
8189 * SP2B:=UBB:=LSW, SF1
8190 0811 UBA QASL BIT8 UBB LINK SP2B DCTX NORMALIZE TO BIT8;
8192 * SP2B:=LSW, DECREMENT CTX FOR EACH SHIFT LEFT
8193 0812 SREG ADD F2 CTRS ASR EPSH SREG:=MSW, SKIP TO SET F1 SAME AS F2;
8195 * UBB (0:9)=EXP ADJUSTMENT - 2
8196 0813 UBB SREG IASR CF1 SP2B LINK RH ROUND BY INCREMENTING BIT32, ASR, F1:=F2,
8198 * UBA (0:10)=EXP ADJUSTMENT - 2; (S)=LSW
8199 0814 UBA SP1B ADD RA F1HB RA ADD CCA NEXT (S-1)=MSW+(EXP(U)+EXP(V)-256+2), SET SIGN;
8201 * CCA ON U, NEXT
8202 0815 FLTN RA JSBS FLT1 UNCL RA SUB RLZ UBA:=- (S); JSB (0:8) =- (S)
8204 0816 FLTZ JSZ NEXT CCA ADD RH EPSH JSB TO NEXT, CCA ON 0; NEW (S) = 0, EPSH
  
```



Normalizing routine for FMPY and FDIV

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
8276															*****	
8277															* Normalize result of floating point operation *	
8278															*****	
8279																
8280	082B	NORM		SREG	ADD			BIT8		SREG	REPC		SP2B	ICTR	UBA:=MSW, NO REPEAT IF BIT8;	
8282															SP1B:=LSW, ICTR TO 0	
8283	082C		UBA		QASL			BIT8		UBB	LINK		SP2B	DCTX	RREG:=NORMALIZED MSW;	
8285															SP2B:=LSW, DECREMENT CTX FOR EACH SHIFT LEFT	
8286	082D		RREG	CIR	XFRS		SP4A	F2		CTRS	ASR			POP	RREG:=MSW, SP4A:=CIR TO SET CC LATER,	
8288															SKIP ON F2 TO SET F1 THE SAME.	
8289															UBB(0:9):=EXP ADJUSTMENT - 1, POP	
8290															(MINUS 1 DUE TO NORMALIZATION TO BIT8)	
8291	082E		RREG	UBB	IASR			CF1		SP2B	LINK		RB	POP	ROUND BY INCREMENTING BIT32, ASR, F1:=F2	
8293															UBA(0:10):=(EXP ADJUSTMENT - 1) + {1 FROM	
8294															BIT8 OR 2 IF ROUNDING CAUSED CARRY NTO	
8295															BIT9};	
8296															NEW(S) AFTER POPS = LSW, POP	
8297	082F		UBA	SP1B	ADD		RB	F1HB	UBA	SP1B	CSL		SP2B	LBF5	(S-1):=MSW + SIGN AND EXPONENT PLUS	
8299															MANTISSA AND EXPONENT ADJUSTMENT;	
8300															IF UNDERFLOW THEN SP2B(0:1):=1.	
8301															IF UNDERFLOW OR OVERFLOW THEN F5B:=1	
8302	0830		RA	UBB	IOR		NZRO	UBA	SP4A	IOR			CCA	F5B	SKIP IF ABS(W) <> 0; SET CCL OR CCG ON MSW	
8304															SKIP NEXT IN UNDER/OVERFLOW	
8305	0831				JSZ	TRP3		UNC		ADD				NEXT	UNDERFLOW TRAP IF ABS(W) = 0; NEXT OTHERWISE	
8307	0832	FOV			JSZ	TRP3		UNC	SP2B	JSZ	TRP2			POS	JSB FOR UNDERFLOW TRAP UNLESS OVERFLOW;	
8309															JSB FOR OVERFLOW TRAP IF NOT SP2B(0:1)	
8310	0833	EXUV	003F	SP2B	ANDL				XRO	SUB	LSL	CTX	SF5B		UBA:=MANTISSA OF OLD U = NEW V;	
8312															CTX := -(EXP(U) - EXP(V)) =	
8313															{EXP[NEW(U)] - EXP[NEW(V)]}, SF5B TO	
8314															INDICATE U AND V WERE EXCHANGED	
8315	0834		0040	UBA	IORL		XR1		OC00	XRO	ADDL			NEG	SP4A:=MAN(U) WITH LEADING 1	
8317															SKIP IF EXPONENT DIFFERENCE > 24	
8318	0835				JSB	FADJ		UNC	RC	SP4A	IOR			DCTR	NZRO	JUMP BACK;
8320															ANSWER IS NEW U IF NEW V=0, SKIP IF NOT.	
8321															DCTR TO %FF	
8322	0836	ZROW			JSB	UAN1		CCA		ADD		RD	EPP2		JSB CCA, (S-1) AFTER EPP2 := UBB:=0, EPP2	
8324	0837	UANS			ADD			F1		RD	ADD		CCA		SKIP IF U AND V WERE NOT EXCHANGED;	
8326															CCA ON MSU	
8327	0838			RB	ADD		RD	CCA		RA	ADD		EPP2		(S-1) AFTER EPP2 := MSU; UBB:=LSU, EPP2	
8329	0839	UAN1			ADD			NEXT		UBB	ADD		RC	DCC	NEXT; (S) AFTER EPP2 := UBB, DCC	

C S  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

\*\*\*\*\* Floating Point instructions \*\*\*\*\*  
\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*

8332 \*  
8333 \* FSUB (Floating subtract) Instruction \*  
8334 \*  
8335 \*  
8336 \$LUT INSTR=FSUB: 0 000 101 010 XX,ENTRY=FSUB,SR=4  
8337 \*  
8338 083A FSUB JSB FADD UNC 8000 RB ADDL RB  
8340 \*  
8341 \*  
8342 \* FMPY (Floating multiply) Instruction \*  
8343 \*  
8344 \*  
8345 \$LUT INSTR=FMPY: 0 000 101 011 XX,ENTRY=FMPY,SR=4  
8346 \*  
8347 083B FMPY RD ADD F1HB UBA RB ADD SP2B F2HB UBA =ABS(U), SP2B=ABS(V)  
8348 FFCO UBA ANDL SP4A UBA RC IOR SP2B F2HB CLO ZERO SP4A=-EXP(U); CLO SKIP IF ABS(U) = 0  
8349 083D FFCO SP2B ANDL SP4A RA SP2B IOR UBA =EXP(V); SKIP IF ABS(V) < 0  
8351 083E RD RB XOR HBF2 UBA SP4A JSB ZROW F2:=SIGN(W); UBB=EXP(V) + EXP(U)  
8353 083E RD RB XOR HBF2 UBA SP4A JSB ZROW JSB IF W = 0 (ABS(U)=0 OR ABS(W)=0)  
8355 \* UBA =MANTISSA OF V;  
8356 083F 003F RB ANDL C040 UBB ADDL SP1B SPIB:=EXP(V) + EXP(U) - 256 + 1  
8358 \* (PLUS 1 TO COMPENSATE FACT MANTISSA  
8359 \* IS SHIFTED RIGHT ONE BIT BY MPAD)  
8360 \*  
8361 0840 RREG RD AND SP4A 0040 UBA IORL SP3B UBA =MANTISSA OF U; SP3B =MSW WITH LEADING 1  
8363 0841 RA ADD SP4A RREG UBA IOR SP3B SP4A=LSV, RH =MSU WITH LEADING 1  
8365 0842 ADD RH REP 16 UBA =0; UBB =0, REPEAT 23 TIMES  
8367 0843 RH UBA MPAD RC UBB LINK DCTR CTR0 MPAD U UNTIL CTR IS DECREMENTED TO 0  
8369 0844 UBA JSB NORM SF1 UBB ADD ICTR CTR1 SREG =MSW, JSB TO NORMALIZE, SF1;  
8371 \* SREG =LSW, ICTR TO %FF  
8372 \*  
8373 \*  
8374 \* FDIV (Floating divide) Instruction \*  
8375 \*  
8376 \$LUT INSTR=FDIV: 0 000 101 100 XX,ENTRY=FDIV,SR=4  
8377 \*  
8378 \*  
8379 0845 FDIV RD ADD RH F1HB RB ADD F2HB NZRO RH =ABS(MSU); UBB =ABS(MSV)  
8381 0846 FFCO UBB ANDL SP4A UBA RA JSB FDZR SP2B NZRO SP4A =EXP(V);  
8383 \* JSB FOR DIVIDE BY 0 TRAP IF ABS(MSV)=LSV=0  
8384 0847 RH RC IOR NZRO 003F RB ANDL SP3B SKIP IF ABS(U) < 0; SP3B =MANTISSA OF V  
8386 0848 UBB JSB ZROW UNC 0040 UBB IORL SP2B JSB IF W = 0  
8388 \* SP2B =MANTISSA OF V WITH LEADING 1  
8389 0849 SPOA CCO FFCO RH ANDL SPOA=0, CLO & CARRY UBB =EXP(U)  
8391 084A RD RB XOR HBF2 UBB SP4A SUR F2 =SIGN(W); UBB =EXP(U) - EXP(V)  
8393 084B 003F RD ANDL 3FCO UBB ADDL SP1B UBA =MANTISSA OF U;  
8395 \* SPIB = (EXP(U) - EXP(V)) + 256 - 1  
8396 084C 0040 UBA IORL UBA RC RFPN 17 UBA =MANTISSA OF U WITH LEADING 1; UBB =LSU  
8398 084D UBA SP2B DVSB UBA RA LINK DCTR CTR0 DVSB 24 TIMES UNTIL CTR IS DECREMENTED TO 0  
8400 084E UBA SP2B SUR SPOA CTF1 UBB RA LINK ICTR CTR1 F1 =CARRY (24TH ANSWER BIT); ICTR TO %FF  
8402 084F SPOA F1HB SP3B ADD RRZ SET 24TH ANSWER BIT IN SPOA(0);  
8404 UBB (8,8) =MSW, ICTR TO %FF  
8405 0850 UBB ADD SF1 SP4A 15B NORM UBB =MSW, SF1, SREG =LSW, JSB TO NORMALIZE  
8407 0851 FDZR RD ADD ADD POP  
8409 0852 CCA ADD POP  
8411 0853 TRP5 UNC RB ADD DCC SET CCA ON MSW, POP  
FLOATING DIVIDE BY ZERO TRAP; SET DCC ON LSU

COMMENT

; TOGGLE SIGN OF V

UBA =ABS(U), SP2B=ABS(V)  
SP4A=-EXP(U); CLO SKIP IF ABS(U) = 0  
UBA =EXP(V); SKIP IF ABS(V) < 0  
F2:=SIGN(W); UBB=EXP(V) + EXP(U)  
JSB IF W = 0 (ABS(U)=0 OR ABS(W)=0)  
UBA =MANTISSA OF V;  
SPIB:=EXP(V) + EXP(U) - 256 + 1  
(PLUS 1 TO COMPENSATE FACT MANTISSA  
IS SHIFTED RIGHT ONE BIT BY MPAD)  
UBA =MANTISSA OF U; SP3B =MSW WITH LEADING 1  
SP4A=LSV, RH =MSU WITH LEADING 1  
UBA =0; UBB =0, REPEAT 23 TIMES  
MPAD U UNTIL CTR IS DECREMENTED TO 0  
SREG =MSW, JSB TO NORMALIZE, SF1;  
SREG =LSW, ICTR TO %FF

RH =ABS(MSU); UBB =ABS(MSV)  
SP4A =EXP(V);  
JSB FOR DIVIDE BY 0 TRAP IF ABS(MSV)=LSV=0  
SKIP IF ABS(U) < 0; SP3B =MANTISSA OF V  
JSB IF W = 0  
SP2B =MANTISSA OF V WITH LEADING 1  
SPOA=0, CLO & CARRY UBB =EXP(U)  
F2 =SIGN(W); UBB =EXP(U) - EXP(V)  
UBA =MANTISSA OF U;  
SPIB = (EXP(U) - EXP(V)) + 256 - 1  
UBA =MANTISSA OF U WITH LEADING 1; UBB =LSU  
DVSB 24 TIMES UNTIL CTR IS DECREMENTED TO 0  
F1 =CARRY (24TH ANSWER BIT); ICTR TO %FF  
SET 24TH ANSWER BIT IN SPOA(0);  
UBB (8,8) =MSW, ICTR TO %FF  
SREG =MSW, SF1, SREG =LSW, JSB TO NORMALIZE  
POP  
SET CCA ON MSW, POP  
FLOATING DIVIDE BY ZERO TRAP; SET DCC ON LSU



Floating Point Instructions

C S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
8414																
8415																
8416																
8417																
8418																
8419																
8420	0854	FNEG	RA	RB	IOR		NZRO	8000		ADDL						SKIP IF FLOATING POINT WORD <> 0; UBB:=MASK
8422	0855				JSB	DFLZ	UNC	UBB	RB	XOR						JSB IF = 0;
8424																UBB:=(S-1) AND TOGGLE SIGN BIT, CCA
8425	0856				UBB	ADD	RB	NEXT	RA	ADD						(S-1):=UBB, NEXT; SET DCC ON {S}
8427																
8428																
8429																
8430																
8431																
8432																
8433																
8434	0857	FIXR	RB	ADD	LSL	SP4A		8080		ADDL						
8436	0858		UBA	UBB	JSB	FUNZ	NCRY	F700		ADDL						UBA:=SP4A:=MSU & LSL(1); UBB:=%8080
8438																JSB IF NOT (EXPONENT > -1);
8439	0859						HBF2	F500	SP4A	ADDL						SP3B:=CONSTANT TO TEST FOR OVERFLOW LATER
8441																F2:=SIGN(U)
8442																UBB:=EXPONENT - 22
8443	085A		003F	RB	ANDL	SP4A		UBB	UBB	JSB	FXSL	CTX				SKIP IF (EXPONENT - 256) <= 0
8445																SP4A =UBA:=MS MANTISSA,
8446																CTX =LS 8 BITS OF EXPONENT, JSB IF
8447																ADJUSTED EXPONENT < 0
8449	085B		0040	UBA	IORL					UBB	CAD		CTX			UBA:=MS MANTISSA WITH IMPLIED LEADING 1;
8450	085C									RA	REPC					CTX:=-ADJUSTED EXPONENT - 1
8452																UBA:=MS MANTISSA;
8453	085D									UBB	LINK					UBB:=LS MANTISSA, REPEAT IF CTX <> 0, DCTX
8455																UBA & UBB:=MANTISSA SHIFTED RIGHT,
8456	085E									SREG	LINK					END REPEAT WHEN CTX IS DECREMENTED TO 0
8458	085F									UBB	LINK					UBA, UBB:=ROUNDED ABSOLUTE ANSWER
8460	0860									UBB	LINK					SP4A, RA:=-[ABSOLUTE ANSWER] IF < 0, CLO
																UBA:=MSW + LSW(0), JSB; CCRY



```

RECORD NO C.S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
***** Single Word Shift instructions *****
***** ALU A *****
***** ALU B *****
***** ASL (Arithmetic shift left) Instruction *****
$LUT INSTR=ASL:0 001 000 000 XX,ENTRY=ASL,SR=1,DSPL=6
$LUT INSTR=ASL X 0 001 100 000 XX,ENTRY=ASL,SR=1,DSPL=6,X
0876 ASL XC DSPL JSB **3 ZERO 003F RA ADDL UBA UBB AND ZERO RA REPC UBB ASL UBA CAD ZERO UBB ASL
0879 ADD NEXT SREG ADD RA CCA
***** ASR (Arithmetic shift right) Instruction *****
$LUT INSTR=ASR:0 001 000 001 XX,ENTRY=ASR,SR=1,DSPL=6
$LUT INSTR=ASR X 0 001 100 001 XX,ENTRY=ASR,SR=1,DSPL=6,X
087A ASR XC DSPL JSB **3 ZERO 003F RA ADDL UBA UBB AND ZERO RA REPC UBA CAD ZERO UBB ASR
087C UBA CAD ZERO UBB ASR
087D ADD NEXT SREG ADD RA CCA
***** LSL (Logical shift left) Instruction *****
$LUT INSTR=LSL:0 001 000 010 XX,ENTRY=LSL,SR=1,DSPL=6
$LUT INSTR=LSL X 0 001 100 010 XX,ENTRY=LSL,SR=1,DSPL=6,X
087E LSL XC DSPL JSB **3 ZERO 003F RA ADDL UBA UBB AND ZERO RA REPC UBA UBB AND LSL UBA CAD ZERO UBB ASL
0881 ADD NEXT SREG ADD RA CCA
***** LSR (Logical shift right) Instruction *****
$LUT INSTR=LSR:0 001 000 011 XX,ENTRY=LSR,SR=1,DSPL=6
$LUT INSTR=LSR X 0 001 100 011 XX,ENTRY=LSR,SR=1,DSPL=6,X
0882 LSR XC DSPL JSB **3 ZERO 003F RA ADDL UBA UBB AND ZERO RA REPC UBA UBB ADD LSR UBA CAD ZERO UBB ADD LSR
0884 UBA CAD ZERO UBB ADD LSR
0885 ADD NEXT SREG ADD RA CCA
UBA:=SHIFT COUNT, JSB IF 0; UBB:=%003F
UBA:=SHIFT COUNT MOD 64; UBB:={S}
REPEAT UNTIL UBA IS DECREMENTED TO 0;
ARITHMETIC SHIFT LEFT
NEXT: {S}:=SHIFTED {S}, CCA
UBA:=SHIFT COUNT, JSB IF 0; UBB:=%003F
UBA:=SHIFT COUNT MOD 64; UBB:={S}
REPEAT UNTIL UBA IS DECREMENTED TO 0;
ARITHMETIC SHIFT RIGHT
NEXT: {S}:=SHIFTED {S}, CCA
UBA:=SHIFT COUNT, JSB IF 0; UBB:=%003F
UBA:=SHIFT COUNT MOD 64; UBB:={S}
REPEAT UNTIL UBA IS DECREMENTED TO 0;
LOGICAL SHIFT LEFT
NEXT: {S}:=SHIFTED {S}, CCA
UBA:=SHIFT COUNT, JSB IF 0; UBB:=%003F
UBA:=SHIFT COUNT MOD 64; UBB:={S}
REPEAT UNTIL UBA IS DECREMENTED TO 0;
LOGICAL SHIFT RIGHT
NEXT: {S}:=SHIFTED {S}, CCA

```



Double Word Shift instructions  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C S ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

```

8628 *****
8629 * DASL (Double arithmetic shift left) Instruction *
8630 *****
8631 *
8632 $LUT INSTR=DASL:0 001 010 000 XX,ENTRY=DASL,SR=2,DSPL=6
8633 $LUT INSTR=DASL X:0 001 110 000 XX,ENTRY=DASL,SR=2,DSPL=6,X
8634 *
8635 088E DASL XC DSPL JSB **4 ZERO 003F UBA ADD UBA: =SHIFT COUNT, JSB IF = 0;
8637 088F RB ADD CTR =SHIFT COUNT MOD 64
8639 0890 RB ADD UBA = {S-1}; UBB = {S};
8641 UBA ASL RA REPC REPC CTR <> 0, DCTR
8642 0891 UBA ASL UBB LINK DCTR CTR ARITHMETIC SHIFT LEFT
8644 SREG ADD RB CCA SREG JSB DSFT UNTIL CTR IS DECREMENTED TO 0
8645 0892 UBB LINK DCTR CTR (S-1) = SHIFTED (S-1), CCA; UBB = SHIFTED (S)
8647 *
8648 *****
8649 * DASR (Double arithmetic shift right) Instruction *
8650 *****
8651 *
8652 $LUT INSTR=DASR:0 001 010 001 XX,ENTRY=DASR,SR=2,DSPL=6
8653 $LUT INSTR=DASR X:0 001 110 001 XX,ENTRY=DASR,SR=2,DSPL=6,X
8654 *
8655 0893 DASR XC DSPL JSB **4 ZERO 003F UBA ADD UBA: =SHIFT COUNT
8657 0894 RB ADD CTR =SHIFT COUNT MOD 64
8659 0895 RB ADD RA REPC UBA = {S-1}; UBB = {S};
8661 UBA ASR UBB LINK DCTR CTR REPC CTR <> 0, DCTR
8662 0896 UBA ASR UBB LINK DCTR CTR ARITHMETIC SHIFT RIGHT
8664 0897 SREG ADD RB CCA SREG JSB DSFT UNTIL CTR IS DECREMENTED TO 0
8665 UBB LINK DCTR CTR (S-1) = SHIFTED (S-1), CCA; UBB = SHIFTED (S)
8667 *
8668 *****
8669 * DLSL (Double logical shift left) Instruction *
8670 *****
8671 *
8672 $LUT INSTR=DLSL:0 001 010 010 XX,ENTRY=DLSL,SR=2,DSPL=6
8673 $LUT INSTR=DLSL X:0 001 110 010 XX,ENTRY=DLSL,SR=2,DSPL=6,X
8674 *
8675 0898 DLSL XC DSPL JSB **4 ZERO 003F UBA ADD UBA: =SHIFT COUNT
8677 0899 RB ADD CTR =SHIFT COUNT MOD 64
8679 089A RB ADD RA REPC UBA = {S-1}; UBB = {S};
8681 089B UBA ADD LSL UBB LINK DCTR CTR REPC CTR <> 0, DCTR
8682 089C SREG ADD RB CCA SREG JSB DSFT LOGICAL SHIFT LEFT
8684 UBB LINK DCTR CTR UNTIL CTR IS DECREMENTED TO 0
8685 089C SREG ADD RB CCA SREG JSB DSFT UBB LINK DCTR CTR (S-1) = SHIFTED (S-1), CCA; UBB = SHIFTED (S)

```

Double Word Shift Instructions

C S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
8688																
8689																
8690																
8691																
8692																
8693																
8694																
8695	089D	DLSR	XC	DSPL	JSB	++4	ZERO		003F	UBA	ADD	ANDL	CTR			UBA:=SHIFT COUNT
8697	089E				ADD					RA	REPC					: CTR =SHIFT COUNT MOD 64
8699	089F				RB	ADD										UBA:={S-1}; UBB:={S},
8701																REPC CTR <> 0, DCTR
8702	08A0				UBA	ADD	LSR			UBB	LINK					LOGICAL SHIFT RIGHT
8704																UNTIL CTR IS DECREMENTED TO 0
8705	08A1				SREG	ADD		RB	CCA	SREG	JSB	DSFT				{S-1}:=SHIFTED {S-1}, CCA; UBB:=SHIFTED (S)
8707																
8708																
8709																
8710																
8711																
8712																
8713																
8714																
8715	08A2	DCSL	XC	DSPL	JSB	++4	ZERO		003F	UBA	ADD	ANDL	CTR			UBA:=SHIFT COUNT
8717	08A3				ADD					RA	REPC					: CTR =SHIFT COUNT MOD 64
8719	08A4				RB	ADD										UBA:={S-1}; UBB:={S},
8721																REPC CTR <> 0, DCTR
8722	08A5				UBA	CSL				UBB	LINK					CIRCULAR SHIFT LEFT
8724																UNTIL CTR IS DECREMENTED TO 0
8725	08A6				SREG	ADD		RB	CCA	SREG	JSB	DSFT				{S-1}:=SHIFTED {S-1}, CCA; UBB:=SHIFTED (S)
8727																
8728																
8729																
8730																
8731																
8732																
8733																
8734																
8735	08A7	DCSR	XC	DSPL	JSB	++4	ZERO		003F	UBA	ADD	ANDL	CTR			UBA:=SHIFT COUNT
8737	08A8				ADD					RA	REPC					: CTR =SHIFT COUNT MOD 64
8739	08A9				RB	ADD										UBA:={S-1}; UBB:={S},
8741																REPC CTR <> 0, DCTR
8742	08AA				UBA	CSR				UBB	LINK					CIRCULAR SHIFT RIGHT
8744																UNTIL CTR IS DECREMENTED TO 0
8745	08AB				SREG	ADD		RB	CCA	SREG	JSB	DSFT				{S-1}:=SHIFTED {S-1}, CCA; UBB:=SHIFTED (S)
8747	08AC	DSFT			ADD					UBB	ADD		RA	DCC		NEXT: {S}:=SHIFTED {S}, DCC
8749																: STORE S, SET CC ON DOUBLE WORD

Quadruple Word Shift instructions

C S \*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

8751 *****
8752 * QASL (Quadruple arithmetic shift left) Instruction *
8753 *****
8754 $LUT INSTR=QASL:0 001 001 111 XX,ENTRY=QASL,SR=4,DSPL=6
8755 *
8756
8757 08AD QASL      ADD      SP4A      ADD      SP4A:=0;
8758 08AE X    DSPL JSB  QAS2    UNC      RA    ADD      UBA:=SHIFT COUNT, JSB; SP3B:={S}
8759 08AF      UBA  QASL      LINK     UBB  LINK     QASL UNTIL CTR IS DECREMENTED TO 0
8760 08B0 QAS1    SREG  ADD      RD  CCA    SREG  ADD     STORE {S-3}, CCA; UBB:={S-2}
8761      SPOA      ADD      UBB  ADD     UBA  ={S-1}; STORE {S-2}, DCC
8762      ADD      UBB  ADD     UBA  ADD     RB  DCC   STORE {S-1}, DCC
8763 08B3      ADD      NEXT  SP3B  ADD     RA  DCC   NEXT; STORE {S}, DCC
8771 *
8772 *****
8773 * QASR (Quadruple arithmetic shift right) Instruction *
8774 *****
8775 *
8776 $LUT INSTR=QASR:0 001 101 111 XX,ENTRY=QASR,SR=4,DSPL=6
8777 *
8778
8779 08B4 QASR X    DSPL JSB  QAS2    UNC      RA    ADD      SP3B      UBA:=SHIFT COUNT, JSB; SP3B:={S}
8780 08B5      UBA  QASR      LINK     UBB  LINK     QASR UNTIL CTR IS DECREMENTED TO 0
8781 08B6      SREG  ADD      RD  CCA    SREG  JSB  QAS1    DCTR CTRO  STORE {S-3}, CCA; SREG:={S-2}, JSB TO FINISH
8782 QAS2      RB  ADD      SPOA  CCA    003F  UBA  ANDL  CTR      UBA:={S-1}; CTR:=SHIFT COUNT MOD 64
8783      RD  ADD      RSB      RC    REPC      DCTR CTRO  UBA:={S-3}, RSB;
8784      RSB      UBB:={S-2}, REPC IF CTR <> 0, DCTR
8785
8786
8787
8788
8789

```

Delete instructions

C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
8790																
8791																
8792																
8783																
8794																
8795																
8796	08B9	DEL														Jump to NEXT; New (S) := (S), pop 1 TOS
8798																
8799																
8800																
8801																
8802																
8803																
8804																
8805	08BA	DDEL														Jump to NEXT; Pop 2 TOS
8807																
8808																
8809																
8810																
8811																
8812																
8813																
8814	08BB	DEL														Jump to NEXT; Pop 1 TOS



Privileged Bounds Checking Instructions

RECORD NO	C.S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
8817																
8818																
8819																
8820																
8821																
8822	08BC	SBF	RA	ADD					JSZ	PULM			SRZ			UBA := RA; Pull 1 TOS if SR = 0
8824	08BD		UBA	ADD			EPOP		JSL	NEX1			UNC			Pop 1 TOS; Jump to exit routine
8826	08BE	SEL	RA	ADD					JSZ	PULM			SRZ			UBA := RA; Pull 1 TOS if SR = 0
8828	08BF		UBA	ADD			EPOP		JSL	NEX1			UNC			Pop 1 TOS; Jump to exit routine

NO	C S	ADDR	LBL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT		
8831																			
8832																			
8833																			
8834																			
8835																			
8836																			
8837																			
8838																			
8839																			
8840																			
8841	08C0	DDE		RA		ADD						JSZ	PULM				SRZ	UBA := RA; JSB to pull 1 TOS if SR = 0	
8843	08C1					ADD						ADD					EPOP	ZERO	: Pop 1, skip if TOS = 0
8845	08C2					ADD				001A		ADDL					CTR		: CTR := DCUSTOR to disable
8847	08C3					ADD		REGN				JSL	NEX1				UNC		Inform DCU; Jump to exit routine

C S  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

*****
**
**      MCMD: Message Command          02D104 000004          **
**
** RA  |-----|-----|-----|-----|-----|-----|-----|
**      | 0 0 0 0 0 0 | BUSOP  ITO CODE  IB|BF|RE          **
**
** RB  |-----|-----|-----|-----|-----|-----|-----|
**      |-----|-----|-----|-----|-----|-----|-----|
**
** RC  |-----|-----|-----|-----|-----|-----|-----|
**      |-----|-----|-----|-----|-----|-----|-----|
**
**
**      IB = IGNORE BUSY          **
**      BF = GO BUSY FLAG         **
**      RE = REPLY EXPECTED      **
**
**      Entered with SP4A = 3    **
**
*****
**
**      08C4 MCMD          JSZ PULM      SRL2      JSZ PUL2      SRZ
**      08C5 SR SP4A      JSZS PULM      NEG OCO2      ADDL      RH
**      08C6          JSZ PSHM          SR7          ADD          CCA
**      08C7 0090      ADDL      RG      RH          REPN      BXC4
**      08C8 0802      ADDL      SP4A      RC          OPB      XFRR      DCTR CTR0
**
**      08C9 0038      ADDL      RH          RB          WRX4
**      08CA          JSZ IRDN      MSGI      FFFE      ADDL
**      08CB          JSB MCM1      ODD RREG RA      AND          BUSC
**      08CC RA          JSB MCM2      UNC          ADD          EPP2
**      08CD MCM1      JSB MCM2      MSGI      RH          JSBI *-1 RH
**      08CE          JSBC *-1      CCA          SP4A      ADD          BUSC
**      08CF MCM2 0400      ADDL          RG          ADD          CCPX
**      08D0          ADD          CCA      UBA      OPB      XFRR      BUSC
**      08D1          ADD          SREG      ADD          RB          EPOP
**      08D2          ADD          OPB      JSL      NEX1      RC          UNC
**
**      IF SR=1 THEN PULL 1; IF SR=0 THEN PULL 2
**      IF SR<3 THEN PULL 1; RH:= GO BUSY CMD
**      PUSH 1 IF SR=7; SET CCE
**      RG:=CCPX MASK; GO BUSY; REPEAT NEXT 3 TIMES
**      SP4A:=BUSC CMD; BXC4:=MSW OF MSG
**      WAIT HERE TO GO BUSY
**      RH:=TIMEOUT CONSTANT; YREGB:=LSW OF MSG
**      HANDLE ANY EXISTING MSGI; UBB=CMD WRD MASK
**      SEND CMD WORD; JMP IF RE BIT =1
**      JUMP TO FINISH; POP 2 WORDS
**      SKIP IF REPLY MSG RCVD; EXIT IF TIMEOUT
**      SET COL (IN CASE OF TIMEOUT); READ REPLY LSW
**      UBA = read upper word; go unbusy; Clr MSGI
**      SET CCE ; READ MSW OF REPLY;GO UNBUSY
**      ; RB:=LSW OF REPLY;POP CMD WORD
**      RC:=MSW OF REPLY
**      READ NEXT INSTRUCTION

```

COMMENT

```

8903 *
8904 *
8905 *
8906 *
8907 *
8908 *
8909 *
8910 *
8911 *
8912 *
8913 08D3 CCPP 0003 ADDL RH JSL ADJS UNC Call #ADJS to make exactly 3 TOS valid
8915 08D4 0008 ADDL RD ADD BKK3 SF4B BKK3.RD = DRTBANK @8;
8917 * Set F4 so no NRSM if module not there
8918 08D5 0180 RA ANDL RE JSL L2PF BKK5 UNF Mask out IMB#; Convert to physical
8920 08D6 UBA JSB CCPA NEG SP3B CF4B If module not there abort (UBA from subr.);
8922 * Setup for #TOMS
8923 08D7 0C02 ADDL ADD REPN BUSE 0003 Constant to set BUSY
8925 08D8 ADD UBA DCTR CTRO : Go BUSY, repeat next line 3 times
8927 08D9 ADD ADD : Wait here to go BUSY
8929 08DA RE RE JSZ IRDN MSGI ADD IOMS Exit to interrupt handler if MSGINT present
8931 08DB 2000 RG ANDL RE RD JSL IOMS UNF Adjust RE left 2 bits; Read IMBI reg# 0
8933 08DC UBA JSB CCPA ZERO 1000 RD ADD SP3B ROX3 Mask out CPP bit; Read DRTBANK into OPB
8935 08DD RD INC CCPA ZERO 1000 OPB ADD SP3B ROX3 Abort if no CPP; Set SP3B for write command
8937 08DE 0018 RE ADDL ROX3 RD ADD BKK3 Read DRTOFFSET; Save DRTBANK in BKK3 (2319)
8939 08DF ADD UBA OPB ADD RD Add offset for MBO; BKK3 := DRTBANK (2319)
8941 08E0 UBB ADD ROX3 DATA ROX3 Semaphore read MBO; Also read MB1 (2319)
8943 08E1 OPA ADD SPOA FO08 UBA OPB INC CCA Write semaphore to lock; Set CCL
8945 08E2 OPA ADD SPOA FO08 UBA OPB ADD CCA Skip if sem not locked; RC := CPPATN cmdnd
8947 08E3 RA JSB CCPW POS OPB ADD NEX1 RG NEG ...else return CCL to user
8949 08E4 * if GET = 0 then write; Save MB1
8951 08E5 *
8953 *
8954 *
8955 *
8956 *
8957 *
8958 *
8959 *
8960 08E6 CCCR 0006 RD ADDL ROX3 UBA ADD DATA UBA := @MB2; Zero MB1
8962 08E7 UBA ADD ROX3 INC ROX3 Read MB2; Read MB3
8964 08E8 CCA RF ADD RC Set CCE; RC := MB1
8966 08E9 OPA ADD RB 8007 UBB ADD RA Zero MB2; RA := MB3
8968 08EA RD ADD WRX3 UBB ANDL DATA RB := MB2; Zero MB3 error bits
8970 08EB RD ADD WRX3 UBB ADD DATA Write MBO with orig. data; MB3 w/ no error
8972 08EC SPOA ADD DATA JSL NEX1 UNF ... to unlock semaphore: Done

```

Channel Program Processor Communications

C. S	ALU A	ALU B											COMMENT		
ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	
8975	*	*****													
8976	*	* * * * *													
8977	*	CCPW													is the write path of CCP
8978	*	* * * * *													
8979	*	* * * * *													
8980	*	* * * * *													
8981	O8ED	CCPW	OC02	ADDL				ADD							Send command routine
8983	O8EE			ADD		UBA		REPN			BUSC	0003			Go BUSY; Repeat next line 3 times
8985	O8EF			ADD				ADD			DCTR	CTRO			; Wait here to go BUSY
8987	O8F0			JSB	CCPI	MSGI		ADD							Unlock semaphore and handle interrupt
8989	O8F1			ADD				JSL	IOMS				UNC		; Send CPPATN to CPP
8991	O8F2		0007	RD	ADDL			ADD							
8992	O8F3			ADD		CCA		UBA			ROX3				Set CCE; Read CPP status (MB3)
8994	O8F4			RD	ADD	WRX3	8000	ADDL							Setup to write MB0; UBB := bit 0
8996	O8F5		007F	ADDL				IOR				DATA			Isolate cmd; Rewrite MB3 w/ upper bit = 1
8998	O8F6		UBA	RA	AND	DATA		JSL	NEX1				UNC		Clear semaphore lock and send command; Done
9000	*	*****													
9001	*	* * * * *													
9002	*	CCPI													is the restart path of CCP. The semaphore is
9003	*	* * * * *													
9004	*	* * * * *													
9005	*	* * * * *													
9006	*	* * * * *													
9007	*	* * * * *													
9008	*	* * * * *													
9009	*	* * * * *													
9010	*	* * * * *													
9011	O8F7	CCPI	SPOA	RD	ADD	WRX3		ADD	IRDN					UNC	Setup semaphore address
9013	O8F8					DATA		JSZ							Restore semaphore; Handle interrupt
9015	*	*****													
9016	*	* * * * *													
9017	*	* * * * *													
9018	*	CCPA													is the abort path of CCP. TOS is set to -1 if the
9019	*	* * * * *													
9020	*	* * * * *													
9021	*	* * * * *													
9022	*	* * * * *													
9023	*	* * * * *													
9024	*	* * * * *													
9025	*	* * * * *													
9026	O8F9	CCPA	XR9	ADD				ADD		RB					No CPP...abort; RB := 0
9028	O8FA			ADD		RC		ADD			CCZ	POS			RC := 0; Set CGG & setup store of RA
9030	O8FB			ADD		RA		CAD		RA					RA := -1 else RA := 0
9032	O8FC			ADD				JSL	NEX1				UNC		; Jump to exit routine
9034		\$WARN													
9035	O8FD			ADD				ADD							NOP to keep system happy (2555)
9037	O8FE			ADD				ADD							NOP to keep system happy (2555)

I/O Channel Program Code

C. S.		***** ALU A *****						***** ALU B *****						COMMENT		
NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR		SPEC	SKIP
9041																
9042																
9043																
9044																
9045	0900	ITAB			ADD				UBA	SP2B	JSB	FCH1	SP2B		NZRO	0. REL. JMP. ADD TO <POINT>
9047	0901	INT1	XRD	JSB	INTH		UNC		OFFF	UBA	ANDL		RH		NF1	1. INTERRUPT/HALT/RUN. XRO=CPVA COUNT; INT CODE
9049	0902			JSBC	WAIT		UNC			XR27	ADD		RH	WRS		2. WAIT. -1 ; DRTO AS ADDR
9051	0903		0060	XR12	ADDL		SP4A			XR27	JSL	READ			UNC	3. READ. SEC ADDR %4060. DRTO ADDR
9053	0904		0060	XR12	ADDL		SP4A			XR27	JSL	WRIT			UNC	4. WRITE. SEC ADDR %4060. DRTO ADDR
9055	0905		C001		ADDL		XR2			XR26	JSB	DSRJ			UNC	5. DEV-SPECIFIED REL JMP REC 1 BYTE. DEV#
9057	0906		C002		ADDL		XR2			XR26	JSB	IDV		XRO	UNC	6. IDENTIFY. XR2. -REC 2 BYTE. DEV#
9059	0907		0070	XR12	ADDL		SP4A			XR27	JSL	READ			UNC	7. READ CONTROL. SEC ADDR %4070. DRTO ADDR
9061	0908		0070	XR12	ADDL		SP4A			XR27	JSL	WRIT			UNC	8. WRITE CONTROL. SEC ADDR %4070. DRTO ADDR
9063	0909		003F	XR12	ADDL		SP4A				JSB	CLER			UNC	9. CLEAR. UNLISTEN CMD %403F.
9065	090A		OPA		ADD		XR2	SF3A			JSB	RMW			ZERO	A. READ-MOD-WRITE; F3A FOR RMW RETURN TO FCH1
9067	090B				JSB	RRG		UNC		UBA	ADD		RG	SF4B		B. READ REGISTER.
9069	090C				JSB	IOW		UNC			ADDL		RH			C. WRITE REG. F4B FOR IOW TO FCH1; M(<POINT>)
9071	090D				JSB	CMD		UNC	4000		ADDL					D. COMMAND HP-IB; HP-IB CMD FORMAT
9073	090E				SP2B	INC		ROX3			JSL	XDMA	BKX6		UNC	E. XDMA. READ M(<POINT>+1). DATA CHAIN
9075	090F				JSB	WRIM		UNC		RH	ADD	SWAB			NEG	F. WRT REL IMMED; SKIP IF DSP<0
9077	0910	CRCJ	003F	XR12	ADDL		SP4A			XR22	JSB	CRCI	SP3B		UNC	10. CRC INIT. SP4A:=%403F, UNLISTEN. REG#7
9079	0911	CRCD	0071	XR12	ADDL		XR2			XR22	JSB	CRCX	SP3B		UNC	11. CRC COMPARE. SEC ADDRESS %4071; REG#7

%0900

\*\*\*\*\* INSTRUCTION JUMP TABLE \*\*\*\*\*



```

RECORD C S ***** ALU A ***** ***** ALU B *****
NO ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

9153 *****
9154 * OBSI(7:1)=1,IF REQ IS DUE TO COMPLETION OF *
9155 * DMA TRANSFER,OR OCCURENCE OF SOME ANTICIPATED *
9156 * EVENTS OF THE CHANNEL *
9157 * IN GENERAL EITHER OF OBSI(3:2) WILL ALSO SET. *
9158 * IF THERE IS AN ERROR *
9159 * 1. CHECK PGM STATUS IF OBSI(3:2)=00. *
9160 * 2. GO HANDLE THE HARDWARE TIMEOUT IF 'OBSI(3:1)=1.*
9161 * JSB CHR,ERROR CODE E004 *
9162 * 3. THEN,STORE DMA EXTENDED ADDR (FROM REG#8) TO *
9163 * CPVA LOCATION4. *
9164 * 4. STORE DMA ADDRESS (FROM REG#9) TO CPVA *
9165 * LOCATIONS. *
9166 * 5. READ REG#8,&SHIFT RIGHT 3 TIMES,&'IOR' %C000 *
9167 * AS THE DMA ABORT MESSAGE *
9168 *****
9169 092B DMCK E004 ADDL XR13 SP3B XR25 JSB IOR SP3B NZRO TIMEOUT ERR CODE:READ REG#B,DMA STATUS
9171 092C RG ADD LSR RH SP4A ADD LSR EVEN REG#B(SHIFTED ONCE);SKIP IF OBSI(3:1)=0
9173 092D UBA ADD LSR RH JSB CHR UNC REG#B(SHIFTED TWICE);CHR IF OBSI(3:2)=1X
9175 092E E020 ADDL XR13 RH ADD BKK7 SF1 ERROR CODE:BKK7:=SHIFTED (1) REG#B
9177 092F SP4A JSB EXAM EVEN ADD EXAM IF OBSI(3:2)=00;
9179 0930 RH ADD LSR SP4A SP3B XR18 JSBS IOR SP3B NZRO REG#B(SHIFTED 3X);READ REG#8,EXT DMA ADDR
9181 0931 RG ADD DATA XR24 JSB IOR SP3B NZRO DRT1+4:=<REG#8>;READ REG#9,DMA MEMORY ADDR
9183 0932 RG ADD DATA ADD CF1 <CPVA>+5:=<REG#9>,EXT MEM ADDR
9185 0933 DMAB C000 SP4A IORL SP4A JSL DCER ZERO ABORT WITH INTERRUPT WITH ERROR CODE
9187 *****
9188 * ROUTINE TO EXAMINE THE PROGRAM STATUS AND *
9189 * DECIDE HOW TO SERVICE THE CSRQ BASED ON THE *
9190 * RESULTS OF 'OBSI' AND DRT3(FOURTH DRT WORD). *
9191 * 1. READ THE DRT3,& MASK DRT3(12:4) *
9192 * 2. JSB NRUN IF DRT3(0:1)=0 HALT OF CHAN PGM *
9193 * 3. JSB STRT IF DRT3(0:2)=11 (START OF CHAN PGM, *
9194 * AND/OR THE SIOP/HIOP HAS STARTED BUT NOT YET *
9195 * SERVICED). *
9196 * 4. JSB AE IF DRT3(0:2)=10 &(DRT3(12:4)=0000 OR *
9197 * BIT15=1);MEANING REQUEST OF START CHAN PGM. *
9198 * & [IF CP IS IN WAIT STATE OR NO CP SUSPENDED. *
9199 * 5. JSB CHR IF OBSI(7:1)=0,NO CHAN REQUEST. *
9200 *****
9201 0934 EXAM DOOF XR4 ANDL SP4A ADD MASK DRT3(12:4);UBB(15:1):=-DRT3(13:1)
9203 0935 XR4 JSB NRUN POS OF00 ADDL XR30 NRUN IF DRT3:=<0XX.XXXX>;REG#F
9205 0936 SP4A JSB AE ODD UBA UBA JSB STRT BKK6 AE IF <10X.0001>;STRT IF <11X.XXXX>
9207 0937 JSB CHR NF1 SP4A JSB AE NEG CHR IF OBSI(7:1)=0,DEV REQ,AE IF <10X.0000>

```



```

R/CORD NO C S ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
9210 *****
9211 JSB DMAM IF DRT3(14:1)=1 CP SUSPENDED WHILE *
9212 CHAN DMA TRANSFER IN PROGRESS *
9213 *****
9214 0938 EXM1 0040 RG ANDL RH XR1 JSL DMAM ODD MASK REG#B(9:1);DMAM IF DMA.DRT3(14:1)=1
9215 *****
9216 * CHECK DRT3(12:2);THERE IS ONLY ONE *
9217 DRT3(12:4) CAN BE SET AT ANY ONE TIME) *
9218 *****
9219 0939 AD XR6 ADD RG XR30 JSB IOW SP3B NZRO WRT REG#F:=DEV#
9220 *****
9221 * MASK OFF THE DRT3(0:3), & RETURN IT BACK *
9222 TO DRT3 ADDRESS.ENABLE RECOGNITION OF PHI *
9223 * CONDITIONS BY WRITING REG#3:=%7FFF *
9224 JSB CRCL IF THE FIRST INSTR BIT8 SET,OTHERWISE. *
9225 GO FETCH SP2B=CP POINTER *
9226 *****
9227
9228 093A AE CAD LSR RG XR18 JSB IOW SP3B NZRO WRITE TO REG#3:=%7FFF
9229 E000 XR4 ANDL XR4 XR28 ADD WRS MASK DRT3;DRT3 ADDR
9230 SP2B ADD ROB3 UBA ADD DATA READ M(<POINT>-1);SAVE DRT3
9231 0040 SPIB ANDL XR0 JSB FCHO NZRO MASK,GO FETCH
9232 UBA JSB CRCJ NZRO SP2B INC DO CRCJ IF SPIB(9:1) SET;INC <POINT>
9233 NRUN XR4 JSB FCH1 ZERO SP2B ADD FCH1 IF DRT3:=<10_XXXI>;<POINT>
9234 SP4A JSB NRB1 NF1 SP2B ADD NRB1 IF OBSI(7:1)=0.<POINT>-1 FOR FCHO
9235 XR4 JSB CHRA ODD UBA UBA JSB CHR POS HLT PGM IF <01X.0001>;CHR IF <00X XXXX>
9236 SP4A JSB EXM1 UNC SP4A JSB CHRA ZERO GO CONTINUE PROGRAM;HLT PGM IF <01X...0000>
9243
9245

```

CHANNEL PROGRAM PROCESSOR

C. S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
9248																
9249																
9250																STARTING THE CHANNEL PROGRAM,DRT3=<11X.XXXX>
9251																1. ISSUE 'SIOP' FOR THE CHAN WITH BIT12 SET IN
9252																DATA TO CLEAR THE CSRQ.
9253																2. SET DRT3=%8000,REQUEST START OF THAT CHAN PGM
9254																3. JSB AD IF NOT CONTROLLER IN CHARGE.
9255																4. IF CIC,ASSERT 'REMOTE ENABLE' AND THE PARITY
9256																LOCKUP. REG#6=%0060.
9257																5. THEN,ENABLE DEVICE PARALLEL POLL RECOGNITION
9258																SET CORRESPONDING PPRN# IN REG#4.
9259																6. JSB AD. SET DRT3(0:1)=1.
9260	0943	STRT	XR14	ADD			XR4	CF1	4000	ADDL			SP3B			SET DRT3=%8000;SP3B=%4000;SIOP CMD
9262	0944			JSB	IOW			UNC	0008	XR26	ADDL		RG			SEND THE SIOP CMD
9264	0945			XR8	JSB	AD			EVEN	0060	ADDL		RG			JSB IF NOT CONTROLLER;%0060
9266	0946		0018	XR6	ADDL		XR2				JSB	IOW	SP3B		NZRO	%0018+DEV#;WRITE TO REG#6
9268	0947			JSB	RMW			UNC	0400	ADDL			SP3B			SET BIT FOR DEV TO 1 IN REG#4
9270																
9271																OBSI(7:1)=0(NF1),WITH DRT3=<0X.XXXX>
9272																
9273	0948	NRNB		UBB	JSB	CHR		POS		ADD			BKX6	SF1		CHR IF DRT3(0:2)=00;BKX6 FOR RMW RETURN
9275	0949			SP4A	JSB	HFTP		ZERO		SP4A	JSB	HFTP		ODD		HFTP IF DRT3(12:4)=0 OR BIT15=1
9277																
9278																CHECK THE CPVA ADDRESS.
9279																IF < %40,NO INTERRUPT IS GENERATED IN CHR.
9280																SINCE THAT WOULD WRITE INTO CPU RESERVED MEMORY
9281																AREA;OTHERWISE CONTINUE WITH INTERRUPT.
9282																
9283	094A	CHR	FFEO	XR3	ANDL			OC00		ADDL			SP3B			TEST IF THE INTERRUPT IS WITHIN %20;REG#C
9285	094B			SREG	ADD		WRX3		UBA	JSB	CHR1		RG		ZERO	<DRT1> AS ADDR;CHR1 IF THE INT ADDR <%20
9287	094C			XR13	JSB	IOW		UNC	0008	XR26	ADDL		RG			CPVA=%ERROR CODE;WRITE TO REG#C;=%0008+DEV#
9289	094D	CHR1		JSB	CHRA			UNC		JSB	HFTP	XR9		F1		CHRA IF CONTINUE W/O INT;HFTP RTN(XR9-CLFF)

C S  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

9292 *****
9293 INSTRUCTION FETCH ROUTINES
9294 THIS ROUTINE FETCHES THE NEXT CHANNEL INSTRUCTION*
9295 TESTS FOR POWER FAILURE INTERRUPT,CHECKS VALIDITY*
9296 OF THE INSTRUCTION CODE AND BRANCHES TO THE
9297 EXECUTE CODE THROUGH THE DECODE TABLE.
9298 FCH4 = WILL INCREMENT POINTER BY 3
9299 FCH1 = WILL INCREMENT POINTER BY 1
9300 FCH0 = WILL INCREMENT POINTER BY 1
9301 *****
9302 094E FCH4 JSB FCH1 ZERO 0003 SP2B ADDL SP2B INC POINTER BY 3
9303 094F FCH1 ADD CF2 SP2B INC SP2B ROX3 ;INC POINT AND READ M(<POINT>-1)
9304 0950 FCH0 0008 CPX1 ANDL CPEX NZRO UBB OPB INC SP2B ROA3 CHECK POWER FAIL;READ M(<POINT>)
9305 0951 UBA JSB UBB ADDL LBL RG CF5B JSB IF POWER FAIL;UPPER BYTE
9306 0952 E001 ADDL SP4A NZRO ITAB UBB ADDL LBL RG CF5B ERROR CODE(FOR JSB V);JSB ITAB IF VALID
9307 0953 UBB ADDL WRX3 RAR UBB ADDL RLZ SP1B CF4B ITAB ADDR;SP1B =SWAPPED M(<POINT>-1)
9308 0954 UBB ADDL LRZ RH RAR OF00 UBB ANDL SP3B SEND ADDR TO RAR,RH:=OPB(LOWER BYTE);REG#
9309 0955 XR5 ADDL RG CF3A SP1B CAD SP1B CF1 <DRT3>;
9310 0956 0003 RH ANDL XRO RSB FFEE RG ADDL XR23 NEG CPVA COUNTS;CHECK VALID I/O INSTR
9311 0957 OPA ADDL SPOA RSB JSL V XR23 SAVE M(<POINT>);V TO ABORT IF INVALID INST
9312 *****
9323 READ REGISTER INSTRUCTION
9324 I-----I-----I-----I-----I*
9325 I 0 0 0 0 1 0 1 1 X X X X REG.NUMBERI*
9326 I-----I-----I-----I-----I*
9327 I-----I-----I-----I-----I*
9328 I-----I-----I-----I-----I*
9329 I-----I-----I-----I-----I*
9330 *****
9331 0958 RRG SP2B ADD WRX3 JSB IOR UNC <POINT> AS ADDR;JSB TO READ THE REG
9332 0959 RG ADD DATA JSB FCH1 UNC <POINT>:=<WORD>;REFETCH NEXT INSTR
9333 *****
9337 READ-MODIFY-WRITE INSTRUCTION
9338 I-----I-----I-----I-----I*
9339 I 0 0 0 0 1 0 1 0 X X X X REG.NUMBERI*
9340 I-----I-----I-----I-----I*
9341 I X X X X X X X X X X X S BIT NUMBERI*
9342 I-----I-----I-----I-----I*
9343 *****
9344 095A RMW 000F XR2 ANDL RH 002F RH JSB IOR UNC MASK WD(12:4);JSB TO READ
9345 095B FF9F XR2 ADDL RH 0010 UBA ANDL CTR UNC CTR:=MASK ADDRESS
9346 095C ADDL RH 0010 UBA ANDL ZERO TIMER FOR CHRS(ABOUT 20US);SKIP IF CLEAR
9347 095D JSB IOW UNC RG REGN IOR RG UNCL ;RG =RG WITH BIT SET
9348 095E JSB FCH1 F3A UBB REGN XOR RG UNCL JSB TO WRITE TO REG# ;RG =RG WITH BIT CLEAR
9349 095F JSB CHRX UNC BKK6 JSB AD F5B FCH1 IF FROM RNW;CHRS IF FROM INT/HLT(CIC)
9350 0960 JSB CHRX UNC BKK6 JSB AD NEG CPX1 IF FROM RNRN;FOR STRT RETURN

```





IDENTIFY INSTRUCTION													COMMENT				
C.S.	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR		SPEC	SKIP		
9453																	
9454																	
9455																	
9456																	
9457																	
9458																	
9459																	
9460																	
9461	0972	IDY	001F	ADDL		SP4A	UNC	403F	ADDL			SP1B					SP4A:=DEV ADDR;UNLISTEN CMD
9463	0973	DSR		JSB	SUSP	UNC			ADD								CHECK FIFO EMPTY
9465	0974			ADD				0004	OPB	ANDL							CHECK REG# 2.(13:1)
9467	0975			UBB	JSB	IDYB	NZRO		XR23	JSB	**+1						NEXT LINE IF NOT IDY INSTR ELSE #IDYB IF
9469																	REG# 2.(13:1) * 1
9470	0976		003E	XR12	ADDL	RG				JSB	IOW	SP3B	ZERO				*403E ADDRESS CHAN TO LISTEN,REG#0
9472	0977	TLK1		ADD						ADD		SP3B	PSHR				REG#0,ADJUST THE RAR
9474	0978			JSB	IOW	ZERO		4040	SP4A	ADDL	RG						JSB TO SEND UNTALK, ALL DEVICES AT STANBY
9476	0979			JSB	IOW	UNC		4060	XR0	ADDL	RG						JSB TO SEND THE SECONDARY ADDRESS
9478	097A			XR2	ADD	RG				JSB	IOW		UNC				JSB TO RECEIVE BYTE(S) FROM REG#0
9480	097B			ADD						ADD		POPR					POPR
9482	097C			ADD						ADD			NFSB				SKIP IF NFSB
9484	097D			JSB	DSJB	F3A				ADD			RSB				RETURN IF FROM DSRI/CRCC;RETURN
9486	097E			ADD		CF2				JSL	SUSB		UNC				CF2: SUSPEND CHAN PGM FOR DATA TO BE RETRND
9488	097F	IDYB		SP2B	ADD	WRX3				JSB	IOR	SP3B	ZERO				<POINT> AS ADDR;READ REG#0
9490	0980			RG	ADD	RLZ	SPOA			JSB	IOR		UNC				SPOA:=1ST BYTE;READ 2ND BYTE
9492	0981		005E	XR12	ADDL				RG	ADD	RRZ						SET CHAN TO TALK CMD;SAVE THE 2ND BYTE
9494	0982		SPOA	UBB	IOR				UBA	JSB	IOW	RG	UNC				RETURN TO M(<POINT>);ADDR CHAN TO TALK
9496	0983			JSB	IOW	UNC			SP1B	ADD		RG	SF4B				JSB TO UNLISTEN AND REFETCH (F4B)

CLEAR INSTRUCTION  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C.S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

9499 *****
9500 * CLEAR INSTRUCTION *
9501 * I-----I-----I-----I-----I *
9502 * I 0 0 0 0 1 0 0 1 CONTROL BYTE *
9503 * I-----I-----I-----I-----I *
9504 * I X X X X X X X X X X X X X X X X *
9505 * I-----I-----I-----I-----I *
9506 * THIS INSTRUCTION COMMANDS THE DEVICE TO RESET ITS *
9507 * HARDWARE TO A PRE-DEFINED STATE BIT 15 OF THE *
9508 * INSTRUCTION IS THE HP-IB PARITY ERROR HANDSHAKE *
9509 * LOCKUP(0=NO LOCKUP 1=ENABLED) WHEN ENABLED THE *
9510 * DEVICE WILL NOT ACCEPT ANY HP-IB CMD ON WHICH IT *
9511 * SEES EVEN PARITY WILL CAUSE HP-IB TO FREEZE AND *
9512 * TIMEOUT WILL OCCUR. THE SEQUENCE OF CLEAR IS: *
9513 * 1. CHECK OUTBOUND FIFO ROOM AVAILABLE *
9514 * 2. ADDRESS THE CHANNEL TO TALK *
9515 * 3. ADDRESS THE DEVICE TO LISTEN *
9516 * 4. ISSUE THE SECONDARY ADDRESS MEANING USE THE *
9517 * FOLLOWING DATA BYTE TO MODIFY THE DEVICE CLEAR *
9518 * 5. SEND THE CONTROL DATA BYTE TO DEVICE *
9519 * 6. ISSUE THE SELECTED DEVICE CLEAR *
9520 * 7. UNLISTEN *
9521 * 8. REFETCH NEXT INSTRUCTION *
9522 * *****
0984 CLER 0070 XR12 ADDL SPOA JSB SUSP SP1B ZERO SEC ADDR #4070:CHECK OUTBOUND FIFO
0985 001F SP4A ADDL RG JSB IOW SP3B ZERO JSB TO SEND MESSAGE-ADDRESS CHAN TO TALK
0986 LSTA JSB IOW RG ZERO 4020 XR26 ADDL RG JSB TO ADDRESS DEVICE TO LISTEN
0987 SPOA ADD RG JSB IOW UNC JSB TO SEND SECONDARY ADDRESS
0988 JSB IOW UNC 8000 RH ADDL RG JSB TO SEND CONTROL DATA BYTE TO DEVICE
0989 JSB IOW UNC 4004 SP1B ADDL RG JSB TO SEND SELECTED DEVICE CLEAR
098A FIUL JSB IOW UNC SP4A ADD RG SF4B SEND UNLISTEN CMD& REFETCH

```





C S INTERRUPT INSTRUCTION  
A:DR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

*****
9595 * INTERRUPT INSTRUCTION *
9596 * I-----I-----I-----I-----I *
9597 * I 0 0 0 0 0 0 0 1 R/H X X X X X CPVAI *
9598 * I-----I-----I-----I-----I *
9599 * I 0 0 0 0 INTERRUPT CODE I *
9600 * I-----I-----I-----I-----I *
9601 * THIS INSTRUCTION WILL CAUSE THE CHANNEL TO ASSERT *
9602 * AN EXTERNAL INTERRUPT REQUEST TO THE CPU ON *
9603 * BEHALF OF THE DEVICE *
9604 * 1ST WD: BIT8 INDICATES WHETHER THIS INTERRUPT *
9605 * WILL CAUSE THE CHANNEL PGM TO HALT OR *
9606 * CHANNEL PGM TO CONTINUE AFTER THE *
9607 * INTERRUPT REQUEST IS INITIATED *
9608 * BITS14-15 INDICATES CPVA LOCATION FIELD. *
9609 * THE CHANNEL PGM CAN SPECIFY INTO WHICH *
9610 * OF THE RESERVED FOUR WORDS THE INTERRUPT *
9611 * CODE WILL BE PLACED *
9612 * 2ND WD: BITS4-15 INDICATES THE INTERRUPT CODE *
9613 * TO RELAY INFORMATION TO SOFTWARE ABOUT *
9614 * WHICH TYPE OF INTERRUPTS *
9615 * WHEN THE INTERRUPT CODE IS WRITTEN INTO *
9616 * THE CPVA, BITS0-3 WILL SET TO 1000. *
9617 * THE SEQUENCE OF THIS INSTRUCTION IS AS FOLLOWS: *
9618 * 1. READ THE CPVA ADDRESS(DRT WORD 1) *
9619 * SAVE INT CODE (WD 2) .COMPLIMENT IT IF *
9620 * FROM CRC MISMATCH *
9621 * 2. IF WD 1 BIT8=1,JSB TO CHECK THE FIFO;SAVE *
9622 * THE <POINT>+1 IN DRTADRO. *
9623 * 3. IF WD 1 BIT8=0,SET F4B *
9624 * *****
9625 * INTH SP1B ADD HBF2 RREG UBB XOR RH CF5B ZERO SET F2 IF INT/HLT;ERR CODE
9626 * 0993 INTH SP1B ADD HBF2 RREG UBB XOR RH CF5B ZERO CHECK FIFO IF INT/H;INL2 IF FROM CRCC
9628 * 0994 INL2 JSB SUSP NF2 XR23 JSBI INL2 WRS NF2 CPVA ADDR:
9630 * 0995 INL2 XRO ADD WRX3 XR27 ADD SF4B F2 DRT1+CPVA COUNTS AS ADDR;DRT0 AS ADDR
9632 * 0996 UBA XR3 ADD DATA XR30 ADD SF4B F2 %8000+ERROR CODE;SKIP IF INT/RUN,F4 FOR FCH1
9634 * 0997 RH XR14 ADD SP2B INC DATA :DRT0 = <POINT>+1
9636 * 0998 UBB ADD *****
9638 * 4. PLACE THE INTERRUPT CODE+%8000 INTO THE *
9639 * CPVA LOCATION SPECIFIED BY WORD1 (14:2) *
9640 * ADDED TO THE CPVA ADDRESS OF DRTADR1. *
9641 * SET INTERRUPT REQUEST *
9642 * BY WRITING INTO REG#C =%0008+DEV# *
9643 * GO FETCH IF IT IS INTERRUPT/RUN,SP2B =CP POINTER *
9644 * *****
9645 * 0999 0008 XR6 ADDL RG UBA XR18 JSBS IOW SP3B NZRO REG#C =%0008+DEV#
9646

```

RECORD NO	C S ADDR	INTERRUPT INSTRUCTION	COMMENT
		***** ALU A ***** ALU B *****	
		LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP	
9649		*****	
9650		***** NOW IT IS THE INTERRUPT/HALT ROUTINE, READY TO *****	
9651		***** CLEAN THE CHANNEL TO ABORT THE CURRENT CP CLEANLY *****	
9652		***** 1. READ THE REG#8 AND MASK BITS9-11 +DEV# *****	
9653		***** 2. &WRITE IT BACK TO REG#F, & SET REG#3:=%7FFF, *****	
9654		***** ENABLING PHI INTERRUPT *****	
9655		***** 3. JSB TO CHRC IF IT IS CONTROLLER IN CHARGE, *****	
9656		***** ELSE CONTINUE *****	
9657		*****	
9658	099A	CHRA JSB IOR MEDJ 0800 ADDL SP3B	READ REG#8
9660	099B	0070 RG ANDL SPOA 0300 ADDL SP3B	MASK REG#B(9:3);REG#3
9662	099C	CAD LSR RG CF2 JSB IOW SP3B UNZRO	WRITE TO REG#3:=%7FFF;
9664	099D	SPOA XR6 IOR RG ODD XR30 JSB IOW SP3B CF5B	WRT REG#F:=%REG#B(9:3)+DEV#
9666	099E	XR8 JSB CHRC XR17 ADD SP3B CF5B	JSB IF CIC;CF5B BEFORE CLFF,REG#2(CHRC)
9668		*****	
9669		***** FOR HP-IB DEVICE(NON CONTROLLER IN CHARGE) *****	
9670		***** CLEAR DEVICE REQUEST BITS AND KEEP PARITY FREEZE, *****	
9671		***** BY WRITING REG#6:=(BIT 9,PARITY FREEZE THE SAME). *****	
9672		*****	
9673	099F	JSB IOR MEDJ XR21 ADD SP3B SF5B	READ REG#6:SF5B FOR RMW RETURN
9675	09A0	0040 RG ANDL RG JSB IOW SP3B UNZRO	KEEP ONLY PARITY,CLEAR DEV REQUESTS;WRT
9677		*****	
9678		***** HALT SUBROUTINE *****	
9679		***** THIS SUBROUTINE SERVES BOTH CIC AND NON-CIC *****	
9680		***** 1. ISSUE THE HIOP CMD WITH IT DATA BIT12=1, & *****	
9681		***** THE DEV# IN BITS 13-15 *****	
9682		***** 2. SAVE DRT3(2:1) BACK TO DRT3 *****	
9683		*****	
9684	09A1	HLTP 0008 XR6 ADDL XR2 6000 ADDL SP3B	%0008+DEV#SEND HIOP CMD WITH BIT12=1
9686	09A2	ADD UBA JSB IOW RG UNZRO	SEND HIOP:%0008+DEV#
9688	09A3	2000 XR4 ANDL XR28 ADD WRS UNZRO	MASK DRT3(2:1);DRT3 AS ADDR
9690	09A4	XR8 ADD UBA ADD DATA	SKIP IF NON-CIC;SAVE DRT3(2:1)
9692	09A5	JSB RMW CF1 0400 ADDL SP3B	RMW IF CIC;REG#4 FOR RMW

EXIT THE CHANNEL PROGRAM  
C.S. ADDR \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

```

9695 *****
9696 * ROUTINE FOR EXITING THE CHANNEL PGM. *
9697 * WRITE TO IMBI TO ENABLE THE CSRQ/IRQ MASKS. *
9698 *****
9699 CPEX 0003 XR15 ANDL RH 1000 ADDL BKK5
9701 09A6 DC00 ADDL RG UBB INC LSL CF2
9703 09A7 FFF8 XR9 ADDL UBB REPC
9705 09A8 RREG UBA ADD HBF2 UBB CSR CF1 F2
9707 09AA UBB XR15 AND NZRO XR15 ADD BNKS
9709 09AB RG ADD RG FIHB XR15 JSB IOR SP3B ZERO
9711 ;SEND MESSAGE
9712 09AC 1000 STA ANDL XR21 ADD LSL BUSC
9714 09AD UBA JSZ TSRT UNC RH JSL CLLP NZRO
9716 thru measurement code; Return if from
9717 coldload or dump w/o measurement
9718 09AE CPX1 JSB CPEX UNC RH JSBI CPX1 RH NZRO WAIT TO FINISH THE BUSOP

```

COMMENT

RH:=LOAD AND DUMP BIT; BKK5:=IMBI REGISTER  
RG:=MASK TO ENABLE CSRQ ; UBB:=2,F2:=0  
UBA:=MOD#-8; UBB:=1  
REPEAT UNTIL MOD#<0; SHIFT DIV MASK RIGHT  
RRGA=DIV MASK FOR THIS MOD#; SKIP IF DIV  
RG:=%5C00 TO ENABLE IRQ AND CSRQ IF NO DIV



```

9778 *
9779 * THIS ROUTINE ASSERTS IFC ON THE HP-IB FOR ABOUT *
9780 * 100 USEC TO CLEAR THE BUS. *
9781 * 1. READ THE REG#6, HP-IB CONTROL REGISTER. *
9782 * 2. MASK OFF THE PARITY FREEZE & REMOTE ENA BITS. *
9783 * 3. ASSERT REMOTE ENABLE (IF DEV IS LOCAL) AND SET *
9784 * IFC VALUE, SO THAT THE HP-IB INTERFACE CLEAR *
9785 * LINE IS ASSERTED. *
9786 * 4. SEND THE REG#6 THE ABOVE CONTROL BITS, & WAIT *
9787 * ABOUT 100 USEC TO CLEAR THE BUS. *
9788 * 5. CLEAR THE OUTBOUND FIFO BY ASSERTING BITS11, *
9789 * 15-11 ON THE REG#6. THIS WILL TERMINATE ANY *
9790 * HANDSHAKES IN PROGRESS IN THE PHI WITH THE *
9791 * HP-IB. *
9792 * NOTE: IFC MUST BE ASSERTED FIRST BEFORE CLEARING *
9793 * OUTBOUND FIFO, DUE TO THE 'ASYNCH TAKE CONTROL' *
9794 * SEQUENCE OF GIC AND ANY DATA ON THE HP-IB WITH *
9795 * 'DAV' LINE TRUE COULD BE INTERPRETED AS A CMD *
9796 * BY DEVICES NOT INVOLVED IN THE DATA TRANSFER. *
9797 *
9798 09BD IFC ADD PSHR UPDATE RAR
9799 09BE IFC JSB IOR MEDJ XR21 ADD SP3B READ REG#6 IF OUTBOUND FIFO IS NOT IDLE
9800 09BF 0060 RG ANDL FDFD ADDL XR1 SAVE REN, PARITY, TIMER FOR 100US
9801 09C0 0030 UBA IORL RG IOW XR1 SET IFC & CLEAR OUTBOUND FIFO, WRT TO REG#6
9802 09C1 IFC1 JSB IOR MEDJ XR1 JSBI IFC1 XR1 UNCL CLEAR IFC & FIFO, WAIT 100USEC TO CLEAR BUS
9803 09C2 ADD POPR ADJUST RAR
9804 09C3 0011 RG XORL RG IOW JSB IOW UNCL REG#6:=CLR FIFO, NO IFC, KEEP PARITY FREEZE
9805 09C4 ADD RSB RETURN
9806 *
9807 * THIS ROUTINE WILL CHECK THE OUTBOUND FIFO EMPTY, *
9808 * BY TESTING THE BIT14 OF REG#2. *
9809 * IF BIT NOT SET, JSB CLFF IF TIMEOUT. *
9810 * IF EMPTY, SET REG#3:=%80A0; FETCH NEXT MACHINE *
9811 * INSTRUCTION. *
9812 *
9820 09C5 CHRS JSB IOR MEDJ 0200 ADDL SP3B READ REG#2
9821 09C6 RH INC SF3A RG ADD LSR CF5B ODD CLFF IF COUNT(8:1)=1; SKIP IF BIT14=0, CF5B
9822 09C7 UBB JSB CHRS RH EVEN UBA JSL CHRZ ZERO TRY AGAIN IF BIT14=0; CHRZ IF COUNT=0
9823 09C8 CHRX 00A0 XR14 IORL RG XR18 JSB IOW SP3B NZRO WRT REG#3:=%80A0, ENA POLLS & STATUS CHANGE
9824 09C9 JSB CPEX UNCL ADD CF5B CPEX, CF5B

```

COMMENT

```

9832 *****
9833 * SENDING & RECEIVING I/O MESSAGES *
9834 * THE I/O READ OR WRITE SEQUENCES ARE AS FOLLOWS *
9835 * 1. SEND OUT THE 1ST WD WITH BKK4 AS BANK REG. *
9836 * USUALLY THE 1ST WD=REGISTER#*CHAN#. *
9837 * 2. SEND OUT THE 2ND WD WITH WRX4. *
9838 * USUALLY 'DON'T CARE' IN CASE OF I/O READ *
9839 * AND WILL BE DATA IN CASE OF I/O WRITE. *
9840 * 3. SEND CMD WD(0284);SEND WORD + MOD #. AND *
9841 * IGNORE BUSY. *
9842 * 4. CHECK IF MESSAGE IS SENT BY TESTING 'MESS'. *
9843 * IF NOT, LOOP UNTIL MESSAGE SENT OR TIMEOUT. *
9844 * 5. THEN CHECK IF RETURNED MESSAGE IS PENDING *
9845 * BY TESTING CPX1(9:1)=1,MSGINT. *
9846 * 6. CMD CODE(0C02) TO RECEIVE 1ST WD *
9847 * IT WILL ALWAYS RETURN MESSAGE WHETHER OR NOT *
9848 * IT IS I/O READ OR WRITE (0C02) MEANS TO REC *
9849 * THE 'FROM' CODE CMD,AND GO BUSY. *
9850 * 7. CLEAR THE MESSAGE PENDING BUFFER BY SENDING *
9851 * CCPX WITH 10090. *
9852 * 8. CHECK IF THE 'FROM' CORRESPONDING TO THE *
9853 * TO: MOD#. *
9854 * 9. IF FROM CORRECT MOD#. CMD CODE(0402) TO REC *
9855 * THE 1ST(UPPER) WD TO OPB,AND KEEP BUSY. *
9856 * 10. CHECK RETURNED 1ST WD VALIDITY; SUCH AS *
9857 * TIMEOUT,PARITY AND DATA NOT VALID *
9858 * 11. CMD CODE(0802) TO REC 2ND(LOWER) WD TO OPB *
9859 * AND STORE IN RG AS READ DATA *
9860 * IN CASE OF I/O WRITE,IT IS 'DON'T CARE' *
9861 * JSB TO FETCH NEXT INSTRUCTION IF F4B SET,ELSE *
9862 * RETURN AS SUBROUTINE *
9863 *****
9864 *
  
```

```

9865 09CA IOW ADD SP3B XR19 IOR BKK4 PSHR UNC
9867 09CB IOR INC RG SP3B BKK5 IOR BKK4 PSHR
9869 09CC E282 XR9 IORL RG UBA ADD WRX4 BUSH
9871 09CD E000 XR4 ANDL XR5 SPBA ADD BUSH
9873 09CE LOOP RG JSZ MSTO XR5 ZERO 0600 ADDL XR21
9875 09CF DNVL ADD MSGI RG JSB1 LOOP RG MESS
9877 09D0 JSB DNVL INC RG JSZ1 MRTO RG ZERO
9879 09D1 0090 ADDL XR21 INC LSL BUSH
9881 09D2 0401 ADDL UBA ADD CCPX
9884 09D3 XR5 INC XR5 UBA INC BUSH
9886 09D4 001D ADDL RREG ADD LSL BUSH
9888 09D5 00C3 XR12 ADDL XR11 UBA OPB AND RG POPR NZRO
9890 09D6 UBB JSZ IOER NZRO OPB AND RG POPR NZRO
9892 09D7 XR11 ADD RSB JSB FCH1 BKK3 F4B
  
```

```

; I/O WRITE
RG = -(MESS TIMEOUT); WD1 = REG# + CHAN#; PSHR
UBA = put mod# in command word; Send 2nd wd
MASK DRT3(0:2); SEND CONTROL MESSAGE
MSTO IF TIMEOUT; XR21 = REG# 6
SKIP IF MSG RECEIVED; LOOP IF MESS NOT SENT
LOOP IF NOT TIMEOUT; SUSPEND IF TIMEOUT
UBA = MASK TO CLEAR MSGINT;
READ FROM CODE (UBB = %40C2)
UBA = RCV UPPER WD; CLEAR MSGINT
<DRT3> + WAIT; TO REC 1ST WD
MASK FOR PARITY/TIMEOUT/DNV; TO REC 2ND WD
%40C3; CHECK VALID RTN
IOER IF ERROR; SAVE 2ND (LOWER) WORD
%40C3(3USP); RETURN; JSB IF F4B, SET MEM BANK=0
  
```

```

9895 *****
9896 * SUSPEND CHECK ROUTINE *
9897 * THIS ROUTINE CHECKS THAT THE OUTBOUND FIFO IS *
9898 * EMPTY BEFORE ALLOWING EXECUTION OF THE CURRENT *
9899 * INSTRUCTION. IT IS CALLED BY EACH INSTRUCTION *
9900 * WHICH WRITES TO REGISTER#0 ON THE CHANNEL. *
9901 * IF THE FIFO IS NOT EMPTY, THEN THE PROGRAM IS *
9902 * SUSPENDED UNTIL THE FIFO IS EMPTY. *
9903 * FIFO IS CHECKED BY READING THE REG#2 BIT14. *
9904 * F2 IS SET IFF SUBB IS THE ENTRY POINT WHERE *
9905 * IT IS SUSPENDED TO WAIT FOR DATA TO ARRIVE. *
9906 *****
9907 09D8 SUSP 00C1 XR12 ADDL XR13 XR27 ADD PSHR MASK BITS;ADJUST THE RAR,DRT3 ADDR
9909 09D9 UBB ADD WRS XR17 JSB IOR SP3B NZRO WRITE TO DRT3 ADDR;READ REG#2
9911 09DA RG XR13 AND ZERO RG UBA AND RG POPR NZRO SKIP IF ZERO;CHECK INTERRUPT BITS+FIFO BIT
9913 09DB SP2B ADD RH NZRO XR30 JSL SUSC UNC SKIP IF REG#2[14:1]=0; SUBB IF ALL ZERO
9915 09DC UBB ADD RSB E000 SP2B SUBL RG RTN IF SUBROUTINE REG#(INTH);ERR CODE
9917 09DD RG ADD SWAB SP4A POS RG ADD SP1B EVEN SKIP IF NO STATUS;CHG;SKIP IF DEV CLEAR
9919 09DE 0200 RG ADDL LSL RG POS 0100 SP2B ADDL SP2B ERR FOR STATUS CHG;ERR FOR DEV CLEAR
9921 09DF SP4A ADD LSL RG POS SP1B ADD LSL POS SKIP IF NO HANDSHAKE ABORT;SKIP IF PARITY
9923 09E0 0080 RG ADDL RG 0400 SP2B ADDL SP2B ERR FOR HANDSHAKE ABORT;<POINT>
9925 09E1 RH CAD DATA RH ADD SP2B DRT0: =<POINT>-1;RESTORE <POINT>
9927 09E2 RG SP2B ADD XR13 CF1 JSB CHR ZERO ERROR CODE;JSB TO CHR
  
```

```

9930 *****
9931 * CRC INITIALIZE INSTRUCTION *
9932 * I-----I-----I *
9933 * I 0 0 0 1 0 0 0 0 X X X X X X X XI *
9934 * I-----I-----I *
9935 * I X X X X X X X X X X X X X X X XI *
9936 * I-----I-----I *
9937 * IT WILL FORCE THE CRC GENERATORS IN THE CHANNEL *
9938 * CONTROLLER AND DEVICE TO A KNOWN INITIAL STATE. *
9939 * THEN THE GENERATORS WILL OPERATE ON ANY DATA *
9940 * TRANSFERRED BETWEEN THESE DEVICES. *
9941 * 1 IT WILL CAUSE THE CHANNEL CONTROLLER TO BE *
9942 * EXAMMINED TO CHECK WHETHER THE CONTROLLER HAS *
9943 * THE CAPABILITY(REG#7(0.1)) BEFORE PROCEEDING. *
9944 * 2 IF NOT CAPABLE, THEN UNLISTEN & REFETCH. *
9945 * 3. IF IT'S, THEN I. ADDRESS THE DEV TO LISTEN. *
9946 * II. ISSUE THE SEC ADDRESS. *
9947 * III. ADDRESS THE CHAN TO LISTEN. *
9948 * IV. ISSUE THE SEC ADDRESS. *
9949 * V. THEN UNLISTEN, & REFETCH *
9950 *****
9951 09E3 CRCL C03F ADDL RH JSB IOR UNC ADDR CHAN TO LISTEN;READ REG#7.DEV#
9953 09E4 RG JSB FIUL POS ADD SP3B FIUL IF HAS NO CRC.REG#0 FOR FIUL
9955 09E5 JSB SUSP UNC 006D ADDL SP1B SUSP TO CHECK FIFO;SEC ADDR
9957 09E6 0071 XR12 ADDL SPOA JSB LSTA SP3B UNC SEND SEC ADDR;SEND THE HP-IB CMDS

```



```

9960 * ***** CRC COMPARE INSTRUCTION ***** *
9961 * CRC COMPARE INSTRUCTION *
9962 * I-----I--I--I-----I-----I *
9963 * I 0 0 0 1 0 0 0 1 RH IN X X X X CPVAI *
9964 * I-----I--I--I-----I-----I *
9965 * I X X X X INTERRUP CODE I *
9966 * I-----I-----I-----I-----I *
9967 * THIS INSTRUCTION OBTAINS THE TWO-BYTE CRC FROM *
9968 * THE DEVICE AND CHANNEL AND COMPARES THEM *
9969 * IF THEY MATCH THE NEXT INSTRUCTION IS EXECUTED *
9970 * (BIT9 OF THE INSTR=0) OR INT/HALT INSTR. IS DONE *
9971 * NEXT (BIT9=1) IF CRC BYTES DO NOT MATCH, THEN *
9972 * AN INT/HLT INSTR IS DONE TAKING THE 1'S *
9973 * COMPLEMENT OF THE SPECIFIED INTERRUPT CODE IN *
9974 * 2ND INSTR WORD *
9975 * CRC COMPARE AND CRC INITIALIZE SHOULD BE USED *
9976 * TOGETHER AND SHOULD NOT BE SEPARATED WITH *
9977 * INTERRUPT/HALT OR WAIT INSTRUCTIONS. *
9978 * ***** *
9979 09E7 CRCC CAD LSL SP4A JSB IOR XR9 UNC -2;READ REG#7,SET XR9:=0
9980 09E8 JSB SUSP UNC RG JSB CRC4 POS CHECK OUTBOUND FIFO,CRC4 IF REG#7(0:1)=1
9981 09E9 ANDL RG JSB IOW UBA JSB CRC2 XRO SF5B NZRO TEST REG#2(13:1);XRO=2,F5B FOR TLK1 RETURN
9982 09EA JSB TLK1 UNC UBA JSB CRC2 RG ADDR CHAN TO TALK,CRC2 IF FIFO NOT EMPTY
9983 09EB JSB IOW UNC 8002 ADDL XRO GO TO RECEIVE THE 2 BYTES FROM CHAN
9984 09EC JSB TLK1 UNC FFE0 XR26 IORL XRO ADDR DEV TO TALK
9985 09ED JSB IOW UNC 8002 ADDL RG GO TO RECEIVE THE 2 BYTES FROM DEV
9986 09EE CRCC JSB SUSP UNC XRO JSBI CRC1 XRO NZRO WAIT 15 USEC FOR HP-IB TO SETTLE,CHECK FIFO
9987 09EF CRCC 005F XR12 ADDL RG JSB IOW SP3B ZERO CLEAR HP-IB TO UNTALK
9988 09F0 003F XR12 ADDL RG JSB IOW UNF UNF TO UNLISTEN
9989 09F1 JSB IOR UNC ADD CF5B F1 FOR CLIF TO INT1,READ THE 1ST CHAN BYTE
9990 10001 RG ADD LLZ SP4A SF1 RG JSB IOR RH UNC CHECK SP4A:=1CBYTE(0:8);RE:=1CB,READ 2CB
9991 10002 RG ADD RRZ XR1 SP4A JSB CLIF NZRO SAVE XR1:=2CB(8:8);CLIF IF 1CB(0:8)=0
9992 10003 09F4 JSB IOR UNC RG JSB CLIF POS READ 1DB,CLIF IF 2CB(0:1)=0
9993 10007 09F5 RH RG XOR RH UNC UBB RG ADD POS COMPARE 1CB=1DB?;SKIP IF 1DB(0:1)=0
9994 10009 09F6 JSB IOR UNC UBB JSB CLIF NEG READ 2DB,CRC4 IF 1DB(0:2)=1
9995 10011 09F7 RG ADD RRZ RH JSB CLIF NZRO SAVE 2DB(8:8);CLIF IF 1CB#1DB
9996 10013 09F8 UBA XR1 JSBS CLIF NZRO RG JSB CLIF POS COMPARE 2CB=2DB?;CLIF (<);CLIF IF 2DB(0:1)=0
9997 10015 09F9 CRCC4 ADD FFF0 XR23 SUBL ;CHECK IF FROM WAIT INSTR
9998 10017 09FA UBB JSB CHRS ZERO SP1B ADD LSL TEST 1ST INSTR(9:1);CHRS IF FROM WAIT
9999 10019 09FB OPA JSB INT1 CFI UBB JSB FCH1 NEG ELSE GO FETCH NEXT INSTR,INT1 IF BIT8=1

```

```

WRITE AND READ COMMANDS
***** ALU A ***** ALU B *****
C.S. ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP
10022 *****
10023 * WRITE RELATIVE IMMEDIATE *
10024 * I-----I-----I-----I-----I *
10025 * I 0 0 0 0 1 1 1 1 DISPLACEMENT I *
10026 * I-----I-----I-----I-----I *
10027 * I-----I-----I-----I-----I *
10028 * I-----I-----I-----I-----I *
10029 *****
10030 09FC WRIM FFO0 RH ADDL RH SP2B INC WRX3 UNC
10031 09FD OPA ADD UBA ADD UBA SP2B INC WRX3
10032 09FE JSB FCHI UNC UBA ADD DATA
10033 *****
10037 * FOR INPUT(READ) RECORD MODE *
10038 * JSB TO DMON(DMA TURN-ON ROUTINE) IF NOT CIC, *
10039 * IF CIC, THEN REG#0. *XC000. TO RECEIVE BYTES. *
10040 *****
10041 09FF RREC XRO ADD SPDA UBB JSL DMON EVEN
10043 0A00 RRE1 C000 ADDL RG JSL IOW SP3B ZERO
10045 *****
10046 * DMA TURN-ON ROUTINE *
10047 * ROUTINE: REG#A:=BYTE COUNT *
10048 * REG#9:=MEMORY ADDRESS *
10049 * REG#8:=EXTENDED MEMORY ADDRESS *
10050 * REG#B:=%X0100+CRTL(8:8) IF CRTL(12:1)=1. *
10051 * :=CRTL(8:8) IF CRTL(12:1)=0. *
10052 * (WITH DEV# IN BITS13-15). *
10053 * DRT3:='OLD' DRT3(0:3)*X0002. *
10054 * THEN, JSB CPEX TO LEAVE DMA ALONE *
10055 * TO FINISH. *
10056 *****
10057 0A01 DMON F000 RH ANDL SWAB RH XRI0 INC ROA3
10059 0A02 UBA ADD SWAB RH 0800 SP1B ANDL ZERO
10061 0A03 0B00 ADD SP4A 0100 UBA ADDL RH
10063 0A04 0800 ADDL 0900 UBA ADDL RH SP1B
10065 0A05 00FF SP1B ANDL RG UBA JSL IOW SP3B NZRO
10067 0A06 OPA ADD RG SP1B JSL IOW SP3B NZRO
10069 0A07 SPOA ADD RG XR25 JSL IOW SP3B NZRO
10071 0A08 RH XR6 ADD RG XR27 ADD CF5B
10073 0A09 UBB XR10 ADD WRS SP4A JSL IOW SP3B NZRO
10075 0A0A XR5 INC DATA JSL CPEX UNCL

```

COMMENT

UBA:=%FF00+DSP IF RH<0;SP2B:=NEW DSP IF>0  
M(<POINT>);SP2B:=NEW DSP IF RH<0  
SEND DATA TO MEM

RECOVER BCOUNT;DMON IF NOT CIC  
REG#0:=%X000. TO RECEIVE BYTES

MASK THE <CRTL>;READ M(<POINT>+3),MEM ADDR  
SWAP THE <CRTL>;TEST CRTL(4:1)  
REG#B:%X0100<CRTL> IF CRTL(4:1)=1  
REG#8:=EXT MEM ADDR;REG#9:=MEM ADDR  
WRITE TO REG#8. \*\*EXT ADDR IS EIGHT BITS\*\*  
WRITE TO REG#9 THE MEM ADDR  
REG#A:=BCOUNT  
NEW <CRTL>+DEV#;DRT0 AS ADDR.CF5B FROM TLK1  
DRT3 ADDR WRITE TO REG#B  
SAVE DRT3(0:3,14:1)=1;LEAVE ALONE TO FINISH





```

*****
* DMA ROUTINE-REFETCH DMA INSTRUCTION AND *
* CONTINUE EXECUTION *
*****
10189          *
10190          *
10191          *
10192          *
10193          *
10195          *
10197          *
10199          *
10201          *
10203          *
10205          *
10207          *
10209          *
10211          *
10213          *
10215          *
10217          *
10219          *
10221          *
10223          *
10225          *
10227          *
10229          *
10230          *
10231          *
10232          *
10233          *
10234          *
10235          *
10236          *
10237          *
10238          *
10239          *
10240          *
10241          *
10242          *
10243          *
10244          *
10245          *
10246          *
10247          *
10248          *
10249          *
10250          *
10251          *
10252          *
10253          *
10255          *
10257          *
0A28 DMRR          ADD      SPOA          JSB      DMR1          UNC
0A29 DMAM          CAD      LSR      RG      CF1          XR18 JSL IOW SP3B NZRO
0A2A          000A ADDL      XRO          SP1B ADD LRZ XR9          *
0A2B          FFFD UBB  ADDL      SPOA          000E UBB  SUBL  RG          NZRO
0A2C          E001 ANDL      SP4A          SP1B ADD LLZ SP1B          *
0A2D          SPOA XRO  AND      XR2          ZERO          SP2B JMC  SP1B ROA3
0A2E          RG      JSB      V          NZRO          00F0 SP1B ANDL SP1B
0A2F          OPA  JSB  CGE2          UNZRO          SP3B BKX7 AND  XRO  PSHR
0A30          SPOA XR1 JSBS DMRR          NCRY          SP1B JSB  DMRR          POS
0A31          UBA  ADD      SPOA          XR24 JSL IOR SP3B NZRO
0A32          RG      ADD      XR1          XR25 JSL IOR SP3B NZRO
0A33          SP2B ADD      SPOA WRX3  0400 SP1B ANDL SP1B ZERO
0A34          SPOA RG      ADD      SPOA CF2          JSB      DMR2 RH  UNC
0A35          SPOA UBA  XFRS          DATA  BFFF SP1B ANDL  RG
0A36          RREG XR10 ADD      WRX3          RH      ADD  RLZ  RH
0A37          XR1  ADD      DATD          ADD      ADD  RH
0A38          RH  RG      ADD      DATA  ADD      ADD  RH
0A39          DMR2 XR2  JSB  WDT          ZERO          XR9 JSB  RDT  ODD
*****
* DMA INSTRUCTION (TERMINATION FOR XDMA) *
* 1. UPDATE REG#6,HP-IB CONTROL REG,CLEAR OUTBOUND *
* FIFO,RESET DMA DIRECTION,KEEP 'REN' AND PARITY. *
* 2. IF WRITE(OUTPUT): *
* IF 'RECORD',DO REFETCH & EXECUTE NEXT INSTR. *
* IF 'BURST' & BCOUNT<0,DO REFETCH & EXECUTE *
* NEXT INSTR. *
* IF 'BURST',& BCOUNT<=0,DO REFETCH & SKIP NEXT *
* INSTR. *
* 3. IF READ(INPUT):JSB XTIN *
* IF 'RECORD',& DMST(5:2)=00,REFETCH AND EXECUTE *
* NEXT INSTR. *
* IF 'RECORD',&DMST(5:2)=X1,JSB DMAB FOR ABORT. *
* IF 'RECORD',&DMST(5:2)=10,REFETCH AND EXECUTE *
* THE INSTR INDICATED BY <POINT>+TERM DSPL *
* IF 'BURST', & DMST(5:2)=00,REFETCH AND EXECUTE *
* NEXT INSTR. *
* IF 'BURST', & DMST(5:2)=11,JSB DMAB FOR ABORT. *
* IF 'BURST', & DMST(5:2)=01/10, & IF BCOUNT<=0, *
* SKIP NEXT INSTR,HOWEVER,IF BCOUNT=0,REFETCH *
* AND EXECUTE THE INSTR INDICATED BY <POINT>+ *
* TERMINATE DISPLACEMENT. *
*****
0A3A          OPA  ADD  LRZ  RH          XR21 JSL IOR SP3B NZRO
0A3B          0060 RG  ANDL          SP1B ANDL SP1B
0A3C          UBA  INC      RG          SP1B JSL IOW CTX  UNC
RH:=TERMINATE DSPL;READ REG#6,HP-IB CONTROL
CLEAR FIFO,RESET DMA ,KEEP 'REN',PARITY
RETURN TO REG#6;<CTRL>

```

DMA TERMINATION ROUTINES

\*\*\*\*\* ALU A \*\*\*\*\*      \*\*\*\*\* ALU B \*\*\*\*\*

C.S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP
10260														
10261														
10262														
10263														
10264	OA3D		SP1B	JSB	XTIN	ZERO		XRO	ADD	LSL		SP1B		
10266	OA3E		SPOA	JSB	FCHL	ZERO		CTRS	JSL	FC4			POS	
10268	OA3F			JSB	FCHL	UNC		0002	SP2B	ADDL		SP2B		
10270														
10271														
10272														
10273														
10274	OA40		XTIN	OPA	ADD	POS		BKX7	ADD	LSR		RG		
10276	OA41		FF00	RH	ADDL			SP3B	SP1B	XOR		SP1B		
10278	OA42			RG	ADD	LSR	SP4A		SP1B	ADD				
10280	OA43		0600	UBB	ANDL		RG		CTRS	JSB		XTIR		POS
10282	OA44			UBA	JSB	FCHL	ZERO		SP1B	JSL		DMAB		ZERO
10284	OA45			SPOA	JSB	FCHL	NZRO	0002	SP2B	ADDL		SP2B		
10286	OA46		XT11		JSB	FCHL	UNC	RH	SP2B	ADD		SP2B		
10288														
10289														
10290														
10291														
10292	OA47		XTIR		RG	JSB	FCHL	ZERO	BKX7	ADD		SWAB		
10294	OA48				JSB	XT11	UNC		UBB	JSL		DMAB		ODD
10296														
10297														
10298														
10299														
10300														
10301														
10302														
10303														
10304														
10305	OA49		RDT		SP1B	JSB	RDT1	POS	BKX7	ADD		LSR	RG	
10307	OA4A			UBB		ADD	SWAB	SP4A	SF2			JSL	CLFF	UNC
10309	OA4B		RDTB		RG	ADD	LSR	SP4A		XRO	JSB	RDEN		ZERO
10311	OA4C					JSB	RDEN	CF2		SP4A	JSL	DMAB		ODD
10313														
10314														
10315														
10316														
10317														
10318														
10319														
10320														
10321														
10322	OA4D		RDT1		RG	ADD	SWAB	SF2		XRO	JSB	RDEN		ZERO
10324	OA4E				RG	ADD	LSR	SP4A	CF2		UBA	JSL	DMAB	NEG
10326	OA4F				OPA	ADD	LRZ	BIT8		XR27	ADD		ROAS	
10328	OA50			UBA		ADD		RH	UNC	BKX6	JSB	RDT3		NZRO
10330	OA51			FF00	UBA	ADDL		RH			JSL	CLFF		UNC
10332	OA52		RDTA			JSB	FCHL	UNC	RH	SP2B	ADD	SP2B		

COMMENT

\*\*\*\*\*  
DMA TERMINATION FOR XDMA WRITE(OUTPUT)  
\*\*\*\*\*  
CRTL(3:1)=1  
\*\*\*\*\*

XTIN IF CRTL(3:1)=0;SP1B=-REG#B(5:2)  
FETCH IF BCOUNT=0;& IN 'RECORD' MODE  
FETCH & SKIP NEXT INSTR IF BCOUNT<0

\*\*\*\*\*  
DMA TERMINATION FOR XDMA READ(INPUT)  
\*\*\*\*\*  
BURST MODE  
\*\*\*\*\*

SKIP IF TERM DSP>0;SHIFT RIGHT(2ND) REG#B  
TERM DSP IF <0;TEST DMST(5:2)  
SHIFT(3RD) REG#B;  
DMST(5:2)=-1 1?XTIR IF CRTL(0:1)=0  
FCHL IF DMST(5:2)=00;DMAB IF DMST(5:2)=11  
FETCH IF BCOUNT<0;& SKIP NEXT INSTR  
FETCH NEXT INSTR AT <POINT>+TERM DSPL

\*\*\*\*\*  
DMA TERMINATION FOR XDMA READ(INPUT)  
\*\*\*\*\*  
CRTL(3:1)=0;RECORD MODE  
\*\*\*\*\*

FETCH IF DMST(5:2)=00;UBB(15:1)=DMST(6:1)  
DMAB IF DMST(5:2)=X1;ELSE XT11

\*\*\*\*\*  
DMA INSTRUCTION (TERMINATION FOR READ)  
\*\*\*\*\*  
1.JSB TO RDT1 IF IT IS RECORD MODE.  
2.BURST MODE TERMINATION  
I.JSB TO CLFF TO CLEAR THE FIFOS.  
II.JSB TO RDBE IF DMST(5:2)=01.  
III.JSB TO RDEN IF DMST(5:2)=00.  
IV. ELSE JSB TO DMAB WITH ERROR CODE IN SP4A.  
\*\*\*\*\*

RDT1 IF RECORD;SHIFT(2) REG#B  
DMST(6:1) CLFF TO CLEAR FIFOS  
ERR CODE FOR DMAB F2(RDEN);RDEN DMST(5:2)=00  
RDBE IF DMST(5:2)=01;DMAB IF DMST(5:2)=1X

\*\*\*\*\*  
DMA INSTRUCTION (TERMINATION FOR READ)  
FOR RECORD MODE  
\*\*\*\*\*  
1.JSB TO RDEN IF DMST(5:2)=00.  
2.JSB TO DMAB IF DMST(5:2)=X1 WITH ERROR IN SP4A.  
3.JSB TO RDT3 IF DATA CHAIN<0.  
4. ELSE JSB TO CLFF TO CLEAR FIFOS, THEN  
JSB TO NEW <POINT>.  
\*\*\*\*\*

UBA(0:1)=-DMST(6:1);RDEN IF DMST(5:2)=00  
DMAB IF DMST(5:2)=X1 WITH ERROR CODE  
SKIP IF TERM DSPL<0;READ DRTO ADDR FOR DCPU  
NEW <POINT>;RDT3 IF DC<0  
NEW <POINT> IF TO<0;CLFF TO CLEAR FIFOS  
REFETCH NEXT INSTR AT <POINT>+TERM DSPL

PAGE 209  
RECORD  
NO

DMA TERMINATION ROUTINES  
C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

10/ 2/86 9:26 AM

```
10335 *****
10336 * DMA INSTRUCTION (TERMINATION FOR READ) *
10337 * TO CONTINUE THE EXECUTION BY SETTING UP NECESSARY *
10338 * REGISTERS FOR TRANSFER. *
10338 *****
10340 0A53 RDT3 08FF XR12 ADDL RH JSB DCPU UNC %48FF:DATA CHAIN POINTER UPDATE
10342 0A54 JSBI DCNB RH UNC XR2 ADD SP2B ROA3 NZRO JSB TO NEXT DATA CHAIN BLOCK;NEW <POINT>
10344 0A55 RH UBB AND RH JSL DMON ZERO MASKED <CTRL>,DMON TO SET UP FOR XFER(SLOWJ)
10346 0A56 RTCL ADD XR9 CLEAR XR9 IF NOT FROM WAIT
10348 0A57 JSB RDTA UNC BKK7 JSB RDTB RG F2 RETURN FROM CLFF ROUTINE;RG:=SHIFTED REG#B
10350 *****
10351 * DMA INSTRUCTION (TERMINATION FOR WRITE) *
10352 *****
10353 0A58 WDT SP1B JSB WDTB NEG XR27 ADD ROAS WDTB IF BURST;READ DRTO FOR DCPU
10355 0A59 JSB WUNL UNC BKK6 JSB DCPU NZRO DCPU IF DC<>0;ELSE WUNL
10357 0A5A JSBI DCNB UNC XR2 ADD SP2B ROA3 NZRO DCNB FOR THE NEXT CHAIN,+1;READ NEW <POINT>
10359 0A5B OPA ADD XRO 00F0 OPB ANDL BKK6 SAVE THE BCOUNT FOR WRXD;NEW DATA CHAIN
10361 0A5C ADD JSB WRXD UNC WRXD TO SETUP THE XFER
10363 *****
10365 * DATA CHAIN ERROR WITH ERROR CODE :=%E002 *
10366 *****
10366 0A5D DCER SP4A ADD XR13 CF1 JSL CHR ZERO DATA CHAIN ERROR,WITH ERROR %E002
```





```

10423 *****
10424 * THIS ROUTINE IS CALLED BY READ INSTRUCTION *
10425 * TO DO SINGLE BYTE DATA BURST WITHOUT USING THE *
10426 * DMA HARDWARE. *
10427 * 1. WITH INITIAL MEM ADDR FROM WORD 4&5, DATA FROM *
10428 * DEV IS READY FOR TRANSFER *
10429 * 2. IF FROM SUSPEND, CHECK CRTL(2:1) LINE-FEED *
10430 * DETECT IF CRTL(2:1)=1, WRITE REG#0=%0001, ELSE *
10431 * %C001, TERMINATE ON 'END' ONLY. *
10432 * 3. READ THE BYTE FROM REG#0, <WORD> *
10433 * 4. READ THE MEM LOCATION SPECIFIED FROM THE MEM *
10434 * ADDRESS, CHECK CRTL(1:1) *
10435 * IF CRTL(1:1)=1, MASK OFF THE LEFT BYTE & SF1. *
10436 * IF CRTL(1:1)=0, MASK OFF THE RIGHT BYTE & CF1. *
10437 * & SWAP THE UPPER & LOWER BYTE OF <WORD>. *
10438 * 5. SEND THE <WORD>+MASKED BYTE FROM MEM BACK TO *
10439 * THE MEM ADDR *
10440 * 6. JSB TO BYTE RESTORE (BYRS). *
10441 * 7. UNADDRESS THE DEVICE *
10442 * 8. IF <WORD>(1:1)=1, CONTINUE AT RDEN, ELSE RDBE. *
10443 *****
10444 OA64 UBA UBA ADD LSL NEG INC RG ZERO SKIP IF CRTL.(2:1)=1;
10445 * REG#=%0001, SLOW DOWN JSB
10446 * REG#0=%C001 IF LINE-FEED; MEM ADD
10447 OA65 C001 OPA ADDL RG SP4A JSL IOW SP3B ZERO REG#0=%C001 IF LINE-FEED; MEM ADD
10448 OA66 RBYB RG OPA ADD SP4A JSL IOR SP3B ZERO SP4A=%M(<POINT>+3); READ REG#0, MEM ADDR
10449 OA67 RG ADD LSL HBF2 OOFF SP1B ANDL BKX4 SET F2 IF REG#0.(1)=1;
10450 * BKX4=EXTENDED ADDR BANK#, CF5B
10451 * RG:=UNTALK CMD; XRO:=ADDR; READ DATA
10452 OA68 005F XR12 ADDL RG SP4A ADD XRO ROX4
10453 OA69 RG ADD RRZ RH SP2B INC ROA3 RH=<WORD>;=REG#.(8:8);
10454 * READ M(<POINT>+1); TD/BL(RDBE)
10455 OA6A RH RH JSB RBYA NEG OPB ADD LLZ SP3B SF1 RBYA IF CRTL.(1:1)=1; SP3B=<ADDR>(0:8); SF1
10456 OA6B RH ADD SWAB RH NEG SREG ADD RRZ SP3B CF1 RH=<SWAPPED WORD>; SP3B:=<ADDR>.(8:8); CF1
10457 OA6C RBYA 0002 SP2B ADDL XRO XRO ADD WRX4 XRO:=<POINT>+2; MEM ADDR
10458 OA6D JSB BYRS UNC SP3B RH IOR DATA BYRS FOR BYTE RESTORE; <WORD>+<ADDR> TO ADDR
10459 OA6E ADD RH JSL IOW SP3B ZERO SEND UNTALK
10460 OA6F 003F XR12 ADDL RG JSL IOW UNC RG:=UNLISTEN CMD; SEND
10471 *****
10472 * 1. DO UNADDRESS ROUTINE IF 'RECORD' MODE *
10473 * 2. THEN, IF BCOUNT<0, EXECUTE THE NEXT INSTR. *
10474 * 3. & IF DATA CHAIN<0, ALSO EXECUTE THE NEXT INSTR. *
10475 * 4. & IF DATA CHAIN<0, DO DATA CHAIN POINTER UPDATE *
10476 * AND EXECUTE THE NEXT INSTR. *
10477 *****
10478 OA70 RDEN SP1B JSB RDE1 NEG BKX6 JSB RDBE SP1B NF2 RDE1 IF CRTL(0:1)=1; RDBE IF NF2(REG#0(1:1))
10479 OA71 005F XR12 ADDL RG RG BKX6 JSL IOW SP3B ZERO UNTALK
10480 OA72 003F XR12 ADDL RG JSL IOW UNLISTEN
10481 OA73 RDE1 SPOA JSB FCHR NZRO XR27 ADD ROAS REFETCH IF BCOUNT:=0; READ DRTO(FOR DCPU)
10482 OA74 JSB DCPU UNC BKX6 JSB FCHR ZERO UPDATE DATA CHAIN IF DC<0; FCH4
10483 OA75 ADD REFETCH NEXT INSTR

```

EXECUTE READ - NO END TERMINATION

NO	C S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
10491			***** ALU A *****														
10492			***** ALU B *****														
10493			***** NO 'END' READ TERMINATION *****														
10494	0A76	RDBE	OPA	ADD	LRZ	RG				UBA	XR27	ADD					TERM DSPL READ DRTO ADDR
10496	0A77			INC	LSL	RH						ADD		SWAB	RG	POS	SET UP <POINT> TO SKIP; TEST TERMINATE DSPL
10498	0A78		SPOA	JSB	FCHR		NZRO	FF00	RG	ADDL							FCHR IF BCOUNT<>0; TERM DSPL
10500	0A79			JSB	DCPU		UNC		SP1B	JSB	FCRT						DCPU IF DATA CHAIN<>0; FCRT IF SP1B = 0
10502	0A7A	FCHR		ADD					RH	SP2B	JSB	DCJP	SP2B				DCJP FOR UPDATED <POINT>
10504	0A7B	FCHL		ADD			CF2			JSL	FCH4						FETCH NEXT INSTR; FOR DC<>0
10506	0A7C	FCRT		JSB	FCHL		UNC	RG	SP2B	ADD		SP2B					SETUP <POINT>+TERM DSPL TO SKIP NEXT INSTR

```

10509 *****
10510 EXECUTE WRITE INSTRUCTION (INITIATION)
10511 I-----I-----I-----I-----
10512 I 0 0 0 0 0 1 0 0 BLOCKS LEFT MODIFIER I
10513 I-----I-----I-----I-----
10514 I          BYTE COUNT / RESIDUE COUNT          I
10515 I-----I-----I-----I-----
10516 I X X X X X X X X X X BURST LENGTH (0 =256) I
10517 I-----I-----I-----I-----
10518 IRB LR SP XX SA UD X X EXTENDED MEMORY ADDR. I
10519 I--I--I--I--I--I--I--I--I--I--I--I--I--I--I--I--I
10520 I          MEMORY ADDRESS / RESIDUE ADDRESS      I
10521 I-----I-----I-----I-----
10522 BIT ABBREVIATIONS:
10523 RB : 0 = "RECORD MODE", 1 = "BURST MODE"
10524 LR : 0 = "START ON LEFT BYTE", 1 = "START ON
10525        RIGHT BYTE"
10526 SP : READ : 1 = "TERMINATE ON ASCII LINE-FEED
10527        {GIC ONLY}"
10528        WRITE: 1 = "DO NOT TAG HP-IB END MESSAGE
10529        TO LAST BYTE"
10530 RW : 0 = "READ(OUTPUT)", 1 = "WRITE(OUTPUT)"
10531 SA : 1 = "SEND/REC. ALL DATA WITH SINGLE MEMORY"
10532        ADDRESS"
10533 UD : 1 = "DO NOT UPDATE INSTRUCTION WORDS AFTER"
10534        EXECUTION".
10535        XX :      = "DON'T CARE"
10536 NOTES:
10537 THE SEQUENCE AS FOLLOWS:
10538 1. CHECK THE DATA CHAIN BLOCK.
10539 2. ADDRESS THE CHAN TO TALK & DEVICE TO LISTEN,
10540   & WITH SECONDARY ADDRESS FROM 'MODIFIER'.
10541 3. SAVE BURST LENGTH IN XR1(A), & SET TO %100 IF 0
10542 4. JSB TO WRXD IF 'RECORD' MODE; & JSB TO DMA
10543   IF BURST LENGTH <> 1.
10544 5. IF BURST LENGTH=1, THEN CONTINUE TO WBYY.
10545   ROUTINE FOR SINGLE BYTE DATA BURST WITHOUT
10546   USING THE DMA HARDWARE.
10547 *****
10548 OA7D WRIT   UBB JSB DCH   WRS   000F RH  ANDL
10549 OA7E      1000 SP1B IORL      FFC0 XR26 ADDL      XRO
10550 OA7F      001E      ADDL      SP4A      UBA   JSL  TLK1 SP1B   UNC

```

JSB DCH TO CURRENT BLOCK, DRTO ADD; MODIFIER  
MASK OFF CRT1(3:1); FORM LISTEN CMD FOR DEV  
TALK CMD; SEND HP-IB, XR1 FOR WBXD IN (DMA)

C.S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
10555																*****
10556																THIS ROUTINE IS CALLED BY WRITE INSRUCTION
10557																TO DO SINGLE BYTE DATA BURST WITHOUT USING THE
10558																DMA HARDWARE
10559																1. WITH INITIAL MEM ADDR FROM WORDS 4&5 DATA IS
10560																READY FOR TRANSFER STARTING AT THAT ADDRESS.
10561																2. CRTL(1:1) IS CHECKED TO DETERMINE WHETHER THE
10562																THE FIRST BYTE OF THE TRANSFER WILL BE TAKEN
10563																FROM LEFT(0) OR RIGHT(1) BYTE OF THE MEMORY
10564																ADDRESS BUFFER
10565																3. CRTL(2:1) WILL DETERMINE WHETHER SUPPRESS END
10566																MESSAGE IS TAGGED.
10567																IF CRTL(2:1)=0,OR BCOUNT=1 & DC=0,THEN WRITE
10568																TO REG#0:=%8000+<WORD>;
10569																OTHERWISE REG#0:=%<WORD>;
10570																<WORD>=DATA FROM MEMORY ADDRESS
10571																4. JSB TO BYRS FOR BYTE TRANSFER REGISTER UPDATE;
10572																DECREMENT BCOUNT & CHECK IF NEED TO ENABLE
10573																MEMORY UPDATE IF IT DOES,COMPLEMENT CRTL(1:1),
10574																LEFT/RIGHT BYTE, &STORE BACK TO CRTL ADDRESS.
10575																5. F1 IS USED TO CHECK WHETHER THE LAST BYTE IS
10576																LEFT OR RIGHT
10577																6. INCREMENT THE MEMORY ADDRESS BY 1,IF CRTL(4:1)
10578																=0,RETURN THE UPDATED MEM ADDR TO WDS
10579																THEN CHECK IF IT IS ADDR ROLL-OVER,WITH ERROR
10580																CODE %E800.
10581																7. IF BCOUNT=0 & DC=0,RESET DMA DIRECTION BY
10582																WRITING REG#6:=%20060,THEN UNLISTEN DEVICE
10583																ON HP-1B,THEN REFETCH.
10584																8. IF BCOUNT OR DC IS NOT 0,DO UPDATE ON THE
10585																DATA CHAIN BLOCKS,UPDATE THE CP<POINT>,REPEAT 7*
10586																*****
10587	0A80		SP1B	JSB	WRXD		POS		XR10	INC		RG	ROX3			WRXD IF 'RECORD';DMA IF BURST<>1
10588	0A81		UBA	XR1	ADD		CF1		SP1B	ANDL		BXX4				BURST LENGTH,CF5B FROM TLK1,BANK ADDR
10591	0A82			JSBC	DMA		NZRO		OPB	ADD		XRO	ROX4			DMA IF <>1,READ MEM ADDR,<WORD>;XRO=MEM ADDR
10593	0A83		UBA	RG	CAD				SP1B	ADD		LSL				<POINT>+2 ADDR;SKIP IF CRTL(1:1)=0,LEFT BYTE
10595	0A84		UBB	ADD	LSL		XRO		NEG	OPB	ADD	LRZ	RG	SF1	UNC	SKIP CRTL(2:1)=1, TAG WITH 'END';RG:=%<WORD>
10597	0A85			JSB	WBEN		NEG		SREG	ADD	LRZ	RG				WBEN IF NOT SUPPRESS END;RG:=%<WORD>
10599	0A86		SPOA		CAD				BXX6	ADD						<BCOUNT>-1;DATA CHAIN
10601	0A87			UBB	ADD		NZRO		UBA	JSB	WBNE					SKIP IF DC<>0,WBNE IF BCOUNT<>1
10603	0A88	WBEN	RG	XR14	ADD		RG		ADD							RG:=%<WORD>+%8000;
10605	0A89	WBNE			ADD		RH		JSL		IOW					WRITE TO REG#0:RG
10607	0A8A				ADD				EFFF	SP1B	ANDL		SP1B			MASK OFF THE WRITE BIT
10609	0A8B			JSB	BYRS		UNC		XR27	ADD						BYRS FOR BYTE XFER UPDATE;READ DRTO FOR DCPU

PAGE 215  
RECORD  
NO

EXECUTE WRITE - TERMINATION  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C.S. ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

10/ 2/86 9:26 AM

```
10612 *
10613 * WRITE INSTRUCTION (TERMINATION) *
10614 * 1. IF BCOUNT<>0. UPDATE <POINT> TO SKIP NEXT INSTR; *
10615 * 2. & IF DC<>0. UPDATE DC POINTER; ALSO SKIP NEXT *
10616 * INSTR *
10617 * 3. IF BCOUNT=0 & DC=0 THEN UPDATE <POINT> TO *
10618 * EXECUTE NEXT INSTR. *
10619 *****
10620 0A8C WDTB SPOA JSB WUN NZRO BXX6 ADD SP1B WUN IF BC<>0: DATA CHAIN FOR DCJP
10622 0A8D JSB WUNL UNC UBB JSB DCPU NZRO DCPU IF DATA CHAIN<>0: ELSE WUNL
10624 0A8E WUNL 0060 JSB DCJP UNC INC LSL RH * 2 DCJP TO END OF DC. RH = 2
10626 0A8F WUNL 003F XR12 ADDL RG XR21 JSL IOW SP3B NZRO RESET DMA DIRECTION IN REG#6
10628 0A90 003F XR12 ADDL RG XR21 JSL IOW SP3B ZERO TO UNTALK HP-IB
10630 0A91 JSB CRCS ZERO XR10 ADD ROX3 CHECK IF CRC SEND; READ <CTRL>
```

DATA CHAIN SUBROUTINES  
 C S ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
 ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

10633 *****
10634 * DATA CHAIN SUBROUTINES *
10635 * THIS ROUTINE CHECKS THAT THE OUTBOUND FIFO IS *
10636 * EMPTY, THEN RESTORES THE INSTR POINTER TO MEMORY *
10637 * AND COMPUTES THE ADDRESS OF THE CURRENT DATA *
10638 * CHAIN BLOCK BEING EXECUTED. *
10639 * SEQUENCE AS FOLLOWS *
10640 * 1. SPOA:=BCOUNT;CHECK FIFO IF FROM SUSPEND *
10641 * 2. SAVE <POINT>-1 IN DRTO ADDRESS. *
10642 * 3. INCREMENT <POINT> OVER THE NUMBER OF DATA CHAIN *
10643 * BLOCKS INDICATED IN BITS 8-11 OF 1ST INSTR. & *
10644 * READ THE NEW BCOUNT IN CASE THE 'OLD' BCOUNT=0. *
10645 * 4. IF 'OLD' BCOUNT=0,JSB CHR IF DATA CHAIN=0,OR *
10646 * THE NEW BCOUNT IS ALSO 0,WITH ERROR CODE=%E002. *
10647 * 5. IF 'OLD' BCOUNT<>0,OR IF DATA CHAIN 'AND' NEW *
10648 * BCOUNT<>0,THEN MASK OFF THE MODIFIER BITS 12-15 *
10649 * & FORM THE SECONDARY HP-IB CMDS.SAVE DATA CHAIN *
10650 * BITS IN XR12(A),AND SP1B:=<SWAPPED CRTL>.WD4 *
10651 *****
10652 OA92 DCH UBB SP4A ADD XR2 CF1 SP2B ADD PSHR MODIFIER:<POINT>
10654 OA93 UBB CAD DATA UBA JSL SUSP NFR2 DRTO:=<POINT>-1;SUSP IF FROM SUSPEND
10656 OA94 OPA ADD OOF0 RH ANDL SP1B DCER BCOUNT;DATA CHAIN
10658 OA95 CGE2 E002 ADDL SP4A UBA JSB CGET NZRO DATA CHAIN ERROR;CGET IF BCOUNT<>0;
10660 OA96 OPA JSB DCJP UNC SP1B JSL DCER ZERO UPDATE DATA CHAIN POINTER;DCER IF DC=0
10662 OA97 OPA JSB DCER ZERO ROX3 CHR IF NEW BCOUNT=0;
10664 OA98 CGET SP2B INC SP4A ROX3 CAD RG POPR READ M(<POINT>+1),TD/BURST;
10666 OA99 OPA ADD SPOA RG UBA INC XR10 ROX3 SAVE BCOUNT;READ <POINT>+2,<CRTL>
10668 OA9A CAD RRZ RG SP2B ADD ROX3 %OOF;READ M(<POINT>-1)
10670 OA9B UBA OPA AND XR1 NZRO OPB ADD SP1B SF5B <BURST LENGTH>&SKIP IF =0,<CRTL>,F5B(TLK1)
10672 OA9C INC SWAB XR1 0005 SP2B ADDL XR2 CRRY <BURST LENGTH> IF <>ZERO;NEXT CHAIN <POINT>
10674 OA9D SPOA ADD XR0 OOF0 OPB ANDL BKX8 RSB BCOUNT;<SWAPPED CRTL>,SF5B FOR TLK1 RETURN
10676 *****
10677 * ROUTINE FOR NEXT DATA CHAIN BLOCK *
10678 * XRB2:=SP2B + 5 (SET UP IN DCH) *
10679 *****
10680 OA9E DCNB E002 ADDL SP4A UBB UBA INC XR10 ROX3 ERROR CODE;READ M(<POINT>+2),<CRTL>
10682 OA9F OPA JSB DCER SP4A ZERO RREG SREG SUB ROX3 DCER IF BCOUNT=0;READ M(<POINT>-1) FOR DC
10684 OAA0 OPA ADD SPOA RSB OPB ADD SP1B BCOUNT;NEW <CRTL>

```

```

10687 *****
10688 " DATA CHAIN POINTER UPDATE ROUTINE *
10689 " 1 GET THE <ADDR> OF 1ST INSTR FROM <RTO ADDR>: *
10690 " & COMPARE IT WITH THE CURRENT <POINT>: *
10691 " 2 IF <RTO ADDR> > <POINT> THEN DATA CHAIN ERROR *
10692 " IF <RTO ADDR> = <POINT> .MASK 1ST WD WITH %FFOF *
10693 " IF <RTO ADDR> < <POINT> .DO NOT MASK THEN IT IS *
10694 " NOT IN THE FIRST BLOCK JUST INCREMENT <POINT> *
10695 " 3 IF DATA CHAIN BLOCK LEFT=%00F0 THEN DATA CHAIN *
10696 " BITS TOO LARGE & WITH DATA CHAIN ERROR *
10697 " 4 ELSE RESTORE THE NEW DATA CHAIN TO 1ST WD OF *
10698 " THE INSTRUCTION. *
10699 *****
10700 OAA1 DCPU E002 ADDL SP4A SP2B ADD DATA CHAIN ERROR:<POINT>
10702 OAA2 OPA ADD ROB3 UBB UBA CAD RG READ 1ST INSTR:<POINT>-1(CURRENT POINTER)
10704 OAA3 OPA ADD WRX3 UBB UBA JSBS DCER RG C<POINT> ADDR:DCER IF C<POINT> < CP <POINT>
10706 OAA4 UBA RG XOR NZRO UBB OPB ADD RG SKIP C<POINT>=CP<POINT>;RG:=DATA CHAIN
10708 OAA5 FFOF UBB ANDL RG OOF0 SREG ANDL RG:=DATA CHAIN [0];DATA CHAIN
10710 OAA6 0010 UBB ADDL RREG UBB JSBS DCER INCR IF NOT IN 1ST BLOCK:DCER IF DC:=%00F0
10712 OAA7 UBA RG ADD DATA ADD RSB REWRITE NEW DATA CHAIN BITS:RETURN
10714 *****
10715 " BYTE RESTORE ROUTINE *
10716 " THIS ROUTINE IS CALLED BY BOTH WBYT AND RBYT *
10717 " WHICH USE IT TO UPDATE THE VALUES OF <CTRL> *
10718 " [TOGGLE THE LEFT/RIGHT BIT] <BCOUNT> {DECREMENT *
10719 " BY 1} AND <ADDR> {INCREMENT BY 1 IF F1 INDICATING *
10720 " LAST BYTE REFERENCED WAS THE RIGHT BYTE) AND *
10721 " RESTORE THEM TO MEMORY. ADDRESS ROLL-OVER IS ALSO *
10722 " CHECKED WITH ERROR CODE %E800. *
10723 *****
10724 OAA8 BYRS SPOA CAD SPOA 0400 SP1B ANDL ZERO BCOUNT-1:SKIP IF CTRL[5:1]=0
10726 OAA9 XRO ADD WRX3 RREG SP1B XFRS CF1 RSB WD4 ADDRESS; CF1 AND RETURN
10728 OAAA UBB XR12 XOR DATA RREG ADD LSL PSHR COMPLEMENT CTRL[1:1]; %0800, PUSH SUBR STK
10730 OAAB UBB SP1B AND NZRO XRO JSBI BYR1 XRO NF1 SKIP IF CTRL[4:1]=1
10732 OAAC UBB ADD SP4A DATA CAD LSL CF1 XRO =MEMADDR + 1 NO WR IF NF1
10735 OAAD BYR1 UBB XRO ADD WRX3 ADD LSL POPR SP4A =MEMADDR + 1 STORE BACK; UBB:=-2, CF1
10737 OAAE SPOA ADD DATA E800 ADDL WRITE BACK THE BCOUNT; POP SUBR STK
10739 OAAF UBB ADD SP4A RSB XRO JSL DCER ZERO M<POINT-2>:=BCOUNT; ADDR ROLL OVER ERROR
10741 ***** RETURN; CHR IF ADDR ROLL-OVER *****
10742 " END OF THE DATA CHAIN BLOCK *
10743 *****
10744 OAB0 DCJP SP1B ADD LSR SPOA UBB SP1B REPN 03 SHIFT RIGHT:SETUP TO SHIFT RIGHT 4 TIMES
10746 OAB1 SPOA ADD LSR UBB ADD LSR DCTR CTR0 UBA:=4 X DATA CHAIN;UBB:=DATA CHAIN X 1
10748 OAB2 UBA UBB ADD CRRY E002 ADDL DATA CHAIN X 5;DATA CHAIN ERR CODE
10750 OAB3 UBB ADD SP4A RSB UBA SP2B ADD SP2B ROA3 ERR CODE [CGE2],RETN;READ NEW BCOUNT,<POINT>

```

ERROR RECOVERY

```

***** ALU A ***** ***** ALU B *****
C.S. ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
NO
10753 *****
10754 *
10755 * ERROR RECOVERY SECTION *
10756 OAB4 V SP2B ADD CF1 UBA XR27 ADD WRS <POINT>:DRTO ADDRESS
10758 OAB5 JSB DCER UNC UBA CAD DATA DCER;M(<DRTADR>):=<POINT>-1
10760 *
10761 * THIS ROUTINE WILL ALLOW TO RELEASE THE HANDSHAKE *
10762 * AND THE SYSTEM TO PROCEED NORMALLY FROM POINT OF *
10763 * LOCKUP(AFTER THE TIMEOUT ABORT INTERRUPT. *
10764 * BASICALLY IT WILL CHECK TO SEE IF OUTBOUND FIFO *
10765 * IS LOCKUP THEN INSTEAD OF CLEARING IT DIRECTLY *
10766 * IT WILL TAKE PHI OFF-LINE TO THE HP-IB, THEN BRING *
10767 * ONLINE AGAIN BY ASSERTING IFC TO REGAIN CONTROL. *
10768 * CLEAR STATUS BITS AND CONTINUE. *
10769 *****
10770 OAB6 CHRZ ADD ADD JSL IFC UNC ASSERT IFC TO CLEAR HP-IB
10772 OAB7 ADD RG XR22 JSL IOW SP3B NZRO TAKE PHI OFFLINE
10774 OAB8 0069 ADDL RG XR21 JSL IOW SP3B NZRO SELECT POLL REQ,REN,PARITY,CLEAR FIFO
10776 OAB9 0080 XR12 ADDL RG XR22 JSL IOW SP3B NZRO GET ONLINE AND ENABLE CRC
10778 OABA ADD ADD JSL IFC UNC ASSERT IFC TO REGAIN CONTROL AS CIC
10780 OABB CAD RG XR17 JSL IOW SP3B NZRO CLEAR PHI INTERRUPTS
10782 OABC ADD ADD JSL CHRX UNC ALLOW CSRQ ONLY FOR PPOLL OR STATUS CHG
10784 *****
10785 * IF SUBB IS THE ENTRY POINT OTHER THAN FROM SUSP. *
10786 * F2 WILL BE NORMALLY SET IT IS SUSPENDED FOR *
10787 * WAITING DATA TO ARRIVE AT THE CHANNEL. *
10788 * 1. IF F2 SET: WRITE REG#3:=%8004 *
10789 * WRITE REG#F:=%0080+DEV#. *
10790 * SET DRT3(12:1):=1. *
10791 * 2. IF NF2 : WRITE REG#3:=%8002. *
10792 * WRITE REG#F:=%0080+DEV#. *
10793 * SET DRT3(13:1):=1. *
10794 * SAVE CHANNEL PROGRAM POINTER IN DRTO. *
10795 *****
10796 OABD SUSC ADD ADD CF2 ADD CF2;
10798 OABE SUSB SP2B ADD ADD <POINT>:DRTO AS ADDR
10800 OABF UBA XR14 INC LSL RH UBA 0004 CAD DATA %0002:DRTO:=%<POINT>-1
10802 OAC0 RREG UBA ADD RG NF2 0004 ADDL ADDL IF NF2,WRITE TO REG#3:=%8002,%0004
10804 OAC1 RREG UBA ADD RG NF2 0004 XR18 JSL IOW SP3B NZRO IF F2,WRITE TO REG#3:=%8004;
10806 OAC2 0080 XR6 ADDL RG XR30 JSL IOW SP3B NZRO WRITE REG#F:=%0080+DEV#
10808 OAC3 E000 XR4 ANDL XR28 ADD WRS F2 MASK DRT3(0:3);DRT3 AS ADDR,SKIP IF F2
10810 OAC4 ADD UBA SP1B ADD DATA UNC ;M(<DRT3>):=DRT3(0:3)+%0004 IF NF2
10812 OAC5 ADD UBB SP1B ADD DATA ;M(<DRT3>):=DRT3(0:3)+%0008 IF F2
10814 OAC6 ADD ADD JSL CPEX UNC EXIT CHANNEL PROGRAM

```



ENTRY POINT FOR CHANNEL PROGRAM

C. S. \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

10817 *
10818 *
10819 *   START OF THE CHANNEL PROGRAM--
10820 *   1. SEND OUT SPOLL2 TO DETERMINE THE CHANNEL(S) REQUESTING
10821 *   THE SERVICE
10822 *   2. #CHKC TO CHECK IF CHANNEL# 0 REQUESTS SERVICE; THIS IS
10823 *   MAINLY FOR RUNNING THE DIAGNOSTICS WITH ADCC
10824 *   3. DO ROUND-ROBIN ON THE SPOLL2 RESPONSE AND THE CHANNEL
10825 *   NUMBER LAST SERVICED IN XRA127
10826 *   4. ISSUE OBSI COMMAND TO THE CHANNEL. TO OBTAIN THE TYPE
10827 *   OF SERVICE REQUEST
10828 *   5. READ REG# 1 TO DETERMINE IF THE CHANNEL IS CONTROLLER-
10829 *   IN-CHARGE; IF NOT PROCEED AS NORMAL CHANNEL PROGRAM
10830 *   6. IF CONTROLLER-IN-CHARGE CHECK IF THE OBSI RESPONSE IS
10831 *   CHANNEL REQUEST ( DMA COMPLETION ); IF TRUE PROCEED AS
10832 *   NORMAL CHANNEL PROGRAM
10833 *   7. IF NOT ( DEV REQ ) ENABLE THE PHI INTERRUPT MASK BY
10834 *   WRITING 17FFF TO REG# 3
10835 *   8. DO ANOTHER OBSI TO DETERMINE IF THERE IS A TRUE SERVICE
10836 *   REQUEST FOR THE DEV# FROM THE PREVIOUS OBSI
10837 *   9. IF OBSI'2(8:1) = 0. A TRUE REQUEST, SET BIT MASK FOR
10838 *   THE DEVICE#; OTHERWISE IGNORE IT
10839 *   10. READ REG# 0 FOR THE PPOLL RESPONSE & 'OR' IT WITH THE
10840 *   DEV BIT MASK IF ANY
10841 *   11. READ REG# B FOR THE DEV# LAST SERVICED; DO ROUND-ROBIN
10842 *   AND DETERMINE THE NEXT DEV# TO BE SERVICED
10843 *   12. PROCEED WITH THE NORMAL CHANNEL PROGRAM WITH
10844 *   RG = OBSI RESPONSE
10845 *   BKX5 = CHANNEL DEVICE
10846 *   CTR = REGN POINTER AT LAST CHANNEL SERVICED
10847 *
10848 *
10849 *
10850 OAC7 CSRQ OFFF ADDL E000 ADDL SP3B
10851 OAC8 ADD ADD SF1 UBA JSL IOR CTR
10852 OAC9 ODOF REGN ANDL RH BNKS JSL CKCH XR15 UNC
10853
10854
10855
10856
10857
10858 OACA ADD XR14 F1HB RH ADD CTR CCTX
10859 OACB UBA ADD LSR XR12 RG REPC DCTR CTRO
10860 OACC ADD ADD RH UBB CSL RG DCTR CTRO
10861 OACD ODOF ADDL RH RH ADDL CF5B
10862 OACE RG ADDL CF2
10863 OACF UBA CSL HBF2 RH CTRS ANDL ICTR F2
10864 OAD0 UBB ADD LSL 4000 ADDL SP3B
10865 OAD1 OFFF ADDL UBA UBA ADD LSL BKX5
10866 OAD2 0100 ADDL UBA JSL IOR CTR UNC
10867 OAD3 0200 RG ANDL SP4A RG ADD RRZ BKX5
10868 OAD4 RG ADD SP4A JSL IOR SP3B
10869 OAD5 0010 RG ANDL 1300 SP4A JSL IOR SP3B
10870 OAD6 SPOA ADD RG UBA JSL PAUL ZERO
10871 OAD7 CAD LSR SP4A JSL PAUL ZERO
10872 OAD8 XR12 ADD SP4A UBA JSL IOR RG UNC
10873 OAD9 ADD ADD SP4A JSL IOR SP3B NZRO
10874 OADA SPOA ADD RRZ RG ADD SWAB NEG
10875 OADB 0007 RG ANDL SP4A JSL OBSO ZERO
10876
10877
10878
10879
10880
10881
10882
10883
10884
10885
10886
10887
10888
10889
10890
10891
10892

```

GET THE CHAN# LAST SERVICED; SPOLL2 CMD  
 SF1: SEND SPOLL2 CMD, REGN @ CHAN#  
 CHAN# LAST SERVICED; #CEX IF NO CHAN REQ  
 #CKCH FOR ADCC ONLY; SHOULD ALWAYS BE  
 CHAN# 1, SAVE S-BANK  
 18000; SET UP CTR FOR LAST CHANNEL SERVICED  
 XRA12:=14000; REPEAT LOOP LAST CHAN SERVICED  
 ; CIRCULAR SHIFT LEFT THE CHAN JUST SERV  
 RH:=IF; SET UP CTR  
 REPEAT LOOP FOR NEXT CHANNEL TO BE SERVICED  
 SKIP IF F2  
 SHIFT CHANNEL#: OBSI CMD  
 MASK, CHAN# IN BITS 9-12  
 ; SEND OBSI, SET CTR TO SAVE CHAN# IF #PAUL  
 CHECK DEV REQ; CHAN#  
 SAVE OBSI RESPONSE; READ REG# 1  
 MASK C1C; WRITE REG# 3  
 RESTORE OBSI; #PAUL IF NON-C1C  
 17FFF; #PAUL IF DEV REQ  
 4000; WRITE REG#3:=7FFF  
 ; DO ANOTHER OBSI  
 RESTORE 'OLD' OBSI RESP; SKIP IF BIT 8 SET  
 RESTORE 'OLD' OBSI RESPONSE

ENTRY POINT FOR CHANNEL PROGRAM

C.S. ADDR	LABL	RREG	SREG	FUNC	STOR	SPSK	***** ALU A *****	***** ALU B *****	STOR	SPEC	SKIP	COMMENT
10894	QADC	00FF		ADDL		SP4A		JSL IOR	SP3B		ZERO	MASK: READ REG# 0
10896	QADD	OBSR	RG	ADD	RRZ		RG	UBA IOR	RLZ			PPOLL MASK
10898	QADE		SPOA	ADD		RG	UBA	UBB IOR		SP1B	NZRO	RESTORE OBSI; #PAUL IF NO PPOLL RESPONSE
10900	QADF		OB00	ADDL				SP4A JSL	PAUL	CTR	UNC	REG# B: #PAUL IF NO PPOLL, SET CTR (XRA127)
10902	QAE0			ADD				UBA JSL	IOR	SP3B	NZRO	; READ REG#B
10904	QAE1			ADD			0007	RG ANDL		CTR		; MASK LAST DEV# SERVICED
10906	QAE2		UBB	ADD		SPOA		SP1B REPC		DCTR	CTRO	; REPEAT LOOP
10908	QAE3		UBA	ADD				UBB CSL		SP1B	DCTR	CTRO
10909	QAE4			ADD			UBA	UBB CAD		CTR		
10910	QAE5		SP1B	ADD		CF2		BKX5 REPC		RH		; CHAN DEV#
10912	QAE6		UBA	CSL		HBF2		ADD				
10913	QAE7			ADD			FFF8	CTRS	ADDL		ICTR	F2
10914	QAE8			ADD				UBB	ADD		CTR	NEG
10915	QAE9		0078	RH	ANDL			00FF	ADDL		CTR	
10917	QAEA			ADD				UBA	CTRS	IOR	BKX5	
10919	QAE8		0200	UBB	IORL	RG		JSL	PAUL		UNC	MASK CHAN#; REGN POINTER
10921	QAE8		OBS0		ADD			0027	SP4A	SUBL	CTR	SETUP AS CHAN REQ; START CHANNEL PROGRAM
10923	QAE8			ADD				JSL	IOR	SP3B	ZERO	; MASK BIT
10925	QAE8		RG	ADD		RRZ		REGN	ADD			; READ REG# 0
10927	QAEF		UBA	UBB	IOR	RG		JSL	OBSR		ZERO	PPOLL RESPONSE
10929	QAF0		CRC5		ADD			1000	OPB	ANDL		DEV BIT MASK FOR ROUND-ROBIN
10931	QAF1		UBB	JSB	FCHL	ZERO	RH	SP2B	ADD		SP2B	MASK <CTRL> (3,1)
10933	QAF2		005E	XR12	ADDL	RG		JSL	IOW	SP3B	ZERO	#FCHL IF NOT CRC SEND; UPDATE POINTER
10935	QAF3			ADD				JSL	IOR	SP3B	ZERO	REG# 0 := 1405E
10937	QAF4		0040	XR6	ADDL	SPOA	RG	XR22	JSL	IOR	NZRO	READ REG# 7
10939	QAF5		0071	XR12	ADDL	RG		ADD			POS	SPOA := 14040; SKIP IF CRC DISABLED
10941	QAF6			XR12	ADD	LSL	RG	JSL	IOW	SP3B	ZERO	REG# 0 := 14071
10943	QAF7		SPOA	XR12	ADD	RG		JSL	IOW	SP3B	ZERO	REG# 0 := 18000
10945	QAF8		0071	XR12	ADDL	RG		JSL	IOW		UNC	REG# 0 := 14040 + DEV#
10947	QAF9			XR12	INC	LSL	RG	JSL	IOW		UNC	REG# 0 := 14071
10949	QAF9			JSB	FCHL	UNC		ADD	IOW		UNC	REG# 0 := 18002
												FETCH NEXT INSTRUCTION

PAGE 221  
RECORD  
NO

CSRQ Measurement Routine

10/ 2/86 9:26 AM

C.S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

10952  
10953  
10954  
10955  
10956  
10957  
10959  
10961  
10962  
10964  
10966

```
***** ALU A ***** ALU B *****  
* * * * *  
* CSRQ Measurement Routine * * * * *  
* * * * *  
0AFB TCSQ JSZ TIME UNC 00A4 ADDL SP2B  
0AFC ADD  
0AFD REGN INC REGN REGN LINK REGN  
0AFE ADD JSB CSRQ CTR UNC  
0AFF ADD
```

Add to normal execution count  
Wait 1 clock to avoid XR store/read conflict  
#TIME returns w/ CTR = A5  
Increment # of CSRQ's (XR37)  
; JSB to handle CSRQ, CTR := 0  
NOP to keep system happy (2555)



IMB Message Routine

C. S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

11010 *****
11011 **
11012 **      IMB Message routine: send 32 bit msg to IOA      **
11013 **
11014 **      Entry: XR9.(10:3) = TO code of desired IOA      **
11015 **              F4      = skip error checks      **
11016 **              SP3B     = read/write + GIC reg number  **
11017 **              BXX5     = CDEV #      **
11018 **              RG      = lower 16 bits of message     **
11019 **              (upper 16 bits of msg = SP3B IOR BXX5)  **
11020 **
11021 **      Exit:  RG      = lower 16 bits of returned msg  **
11022 **              BXX4, XROB destroyed      **
11023 **
11024 *****
11025 *
11026 %DB20
11027 *
11028 OB20 IOMS      INC      RG      SP3B BXX5 IOR      BXX4 PSHR      Setup timer: BXX4 := message command
11030 OB21          0282 XR9  IORL      RG      RG      ADD      WRX4      Put module# in command word; Data if write
11032 OB22          ADD      UBA      ADD      BUSC      Send control message, ignore busy
11034 OB23          RG      JSZ  MSTO  ZERO  OC02  ADDL   XRO      MSTO IF TIMEOUT; REC FROM CMD
11036 OB24          ADD      MSGI  RG      JSBI *-1  RG      MESS      SKIP IF MSG RECEIVED; LOOP IF MESS NOT SENT
11038 OB25          WFMS  JSB  WFMS  UNC      RG      MRTO  RG      LOOP IF NOT TIMEOUT; MRTO IF MSG NOT RECEIVED
11040 OB26          0090          ADDL      XRD  ADD      BUSC      Mask to clear MSGINT; Read FROM code
11042 OB27          XR9  INC      UBA      ADD      CCPX  F4B  UBA := MOD#+1; Clear MSGINT, skip if FLUSH
11044 OB28          0401          ADDL      UBA  OPB  JSZC  INVM  NZRO  REC UPPER WD CMD; INVM IF INCORRECT MOD#
11046 OB29          ADD      UBA      INC      BUSC      REG UPPER WD
11048 OB2A          001D          ADDL      RREG  ADD      LSL   RG      MASK; REC LOWER WD
11050 OB2B          ADD      UBA  OPB  AND      RG      POPR  NZRO  MASK I/O ERRORS & SKIP IF NOT ZERO
11052          ZERO  CCA  OPB  ADD      RG      RG      RG WILL CONTAIN I/O INFO
11053 OB2C          UBB  ADD      ZERO  CCA  OPB  ADD      RG      SKIP IF I/O ERRORS; LOWER WD (2635)
11055 OB2D          CAD      CCA  001C  RG  ANDL      F4B  SET CCL IF I/O ERRORS; MASK ERRORS
11057          ADD      UBB  JSZ  IOEE  NZRO  SKIP ERROR CHECK IF COMING FROM FLUSH INSTR.
11058          ADD      RSB      UBB  JSZ  IOEE  NZRO  CHANGED SREGB TO RG
11059 OB2E          ADD      RSB      UBB  JSZ  IOEE  NZRO  Return or #IOEE for I/O errors (2635)
  
```

C.S.  
NO ADDR

Extended Floating Point Instructions

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

11062  
11063  
11064  
11065  
11066  
11067  
11068  
11069  
11070  
11071  
11072  
11073  
11074  
11075  
11076  
11077  
11078  
11079  
11080  
11081  
11083  
11085  
11087  
11089  
11090  
11092  
11093  
11095  
11097  
11099  
11100  
11102  
11104  
11106  
11107  
11109

0B2F  
0B30  
0B31  
0B32  
  
0B33  
  
0B34  
0B35  
0B36  
  
0B37  
0B38  
0B39  
  
0B3A  
0B3B

```

*****
*
* 64-Bit Extended Floating Point Instructions
*
* Format of a 64-bit floating point number:
*
* | 0 | 1 - 9 | 10 - 63 |
* -----|-----|
* | S | EXP | MAN |
* -----|-----|
*
* S - sign bit
* EXP - exponent, 9 bits
* MAN - mantissa, 54 bits
*
*****
*
* $LUT INSTR=EXFP:0 010 000 100 00x xxx, ENTRY=EXFP
*
0B2F EXFP 0007 CIR ANDL          ETBL          ADDL LBL
0B30 UBA UBB ADD          WRD          ADDL
0B31 UBB CIR AND          RAR          ADDL
0B32          INC          UBA JSZ TRP          ZERO
11089
11090 0B33          UBA CSR          XR8 RSB 8000          ADDL XR8
11092
11093 0B34 ETBL          ADD          SF1          JSB EBND          UNC
11095 0B35          ADD          SF3A          JSB EBND          UNC
11097 0B36          ADD          Z          JSB EBND XR3          UNC
11099
11100 0B37          ADD          JSB EBND          UNC
11102 0B38          0003 ADDL          SPOA          JSB ENEG          UNC
11104 0B39          0004 ADDL          SPOA          JSB ECMP SP1B          UNC
11106
11107 0B3A          ADD          JSZ TRP          UNC
11109 0B3B          ADD          JSZ TRP          UNC

```

```

UBA := CIR.(13:3); UBB := address of jmp tbl
YRA := jump target; YRB := bit 12
UBA := bit 12; RAR := jump target from YRA
UBA := 1; If CIR.(12:1) = 0 then old 3 word
EFP instr, so jump to unimplemented trap
XRA8 := %100000, RSB to jump table entry;
XRB8 := %100000
0: Ext Floating Point Add (EADD), set F1
1: Ext Flt Point Subtract (ESUB), set F3
2: Ext Flt Point Multiply (EMPY)
: Save Z in XR3, (Z used by #EMPTY as scr)
3: Ext Flt Point Divide (EDIV)
4: Ext Flt Point Negate (ENEG), SPOA := 3;
5: Ext Flt Point Compare (ECMP), SPOA := 4;
: SPIB = 0
6: Unimplemented instruction
7: Unimplemented instruction

```







```

11211 *****
11212 *
11213 *   EMPY -- W := U * V
11214 *
11215 *   V = RA, RB, RC, RD (V1 = RA, RB; V2 = RC, RD)
11216 *   U = RE, RF, RG, RH (U1 = RE, RF; U2 = RG, RH)
11217 *
11218 * The partial products will be summed into XR10, XR11, X and Z.
11219 * XR4 will contain 8 guard bits (for normalization and rounding.)
11220 *
11221 * The following diagram shows the relationships between the partial*
11222 * products and how they are summed into the above registers to *
11223 * produce the result (W). There are 4 multiplies done and their *
11224 * products will be on UBA, UBB, SPOA and SP3B (Each group shown *
11225 * represents the contents of one of these registers). The notation*
11226 * to the left of each partial is the naming convention used to *
11227 * designate each 16-bit part of that partial.
11228 *
11229 * V1*U1*2**64  O0XX XXXX XXXX XX00          A0,A1,A2,A3
11230 * V1*U2*2**32  +   XXXX XXXX XXXX XX00          B0,B1,B2,B3
11231 * U1*V2*2**32  +   XXXX XXXX XXXX XX00          C0,C1,C2,C3
11232 * U2*V2        +           XX XXXX XXXX XX    D0,D1,D2,D3
11233 *                                     { DD DDDD DDDD DDDD DD }
11234 *                                     { 00 0011 1122 2233 33 }
11235 * -----
11236 * RESULT      O0WW WWWW WWWW WWWG GxX      W0,W1,W2,W3
11237 *
11238 * After producing each partial, it will be summed into a 64-bit
11239 * 'pseudo-accumulator' using two 32-bit additions. The guard bits
11240 * are kept in XRA4. XRA10, XRB11, X and Z forms the accumulator.
11241 * Upon completion W0 = XRA10, W1 = XRB11, W2 = X and W3 = Z.
11242 *
11243 * The algorithm is:
11244 *
11245 * 1. Form V1*U1
11246 * 1.1 XR10, XR11, SPOA, SP3B := UBA, UBB, SPOA, SP3B << form A >>
11247 *      W0, W1, W2, W3 := A0, A1, A2, A3
11248 * 2. Form V1*U2
11249 * 2.1 X, Z := X, Z + UBA, UBB ; sum B0, B1 into W2, W3
11250 * 2.2 XR10, XR11 := XR10, XR11 + carry from 2.1
11251 *      ; propagate carry to W0, W1
11252 * 2.3 XR4 := SPOA ; first guard bits are B2
11253 *
11254 * 3. Form U1*V2
11255 * 3.1 X, Z := X, Z + UBA, UBB ; sum C0, C1 into W2, W3
11256 * 3.2 XR10, XR11 := XR10, XR11 + carry from 3.1
11257 *      ; propagate carry to W0, W1
11258 * 3.3 XR4 := XR4 + SPOA ; sum C2 into guard
11259 * 3.4 if carry from 3.3 then increment GCRY
11260 *      ; carry from guard handled later
11261 *
11262 * 4. Form V2*U2
11263 * 4.1 X, Z := X, Z + LRZ(UBA) ; sum msbyte D0 into W2, W3
11264 * 4.2 XR10, XR11 := XR10, XR11 + carry from 4.1
11265 *      ; propagate carry to W0, W1
11266 * 4.3 XR4 := XR4 + RLZ(UBA) ; sum lsbyte D0 into guard
11267 * 4.4 if carry from 4.3 then increment GCRY

```

```

Extended Floating Point Multiply instruction
***** ALU A ***** ***** ALU B *****
C.S  ADDR  LABEL RREG SREG FUNC SFNC STOR SPSK  RREG SREG FUNC SFNC STOR SPEC SKIP
11267      *      *      *      *      *      *      *      *      *      *      *      *
11268      * 5.  XR10,XR11,X,Z := XR10,XR11,X,Z + GCRY      *
11269      *      *      *      *      *      *      *      *      *      *      *
11270      *      *      *      *      *      *      *      *      *      *      *
11271      *      *      *      *      *      *      *      *      *      *      *
11273      *      *      *      *      *      *      *      *      *      *      *
11274      *      *      *      *      *      *      *      *      *      *      *
11276      *      *      *      *      *      *      *      *      *      *      *
11278      *      *      *      *      *      *      *      *      *      *      *
11280      *      *      *      *      *      *      *      *      *      *      *
11282      *      *      *      *      *      *      *      *      *      *      *
11284      *      *      *      *      *      *      *      *      *      *      *
11285      *      *      *      *      *      *      *      *      *      *      *
11287      *      *      *      *      *      *      *      *      *      *      *
11289      *      *      *      *      *      *      *      *      *      *      *
11291      *      *      *      *      *      *      *      *      *      *      *
11293      *      *      *      *      *      *      *      *      *      *      *
11295      *      *      *      *      *      *      *      *      *      *      *
11297      *      *      *      *      *      *      *      *      *      *      *
11298      *      *      *      *      *      *      *      *      *      *      *
11300      *      *      *      *      *      *      *      *      *      *      *
11302      *      *      *      *      *      *      *      *      *      *      *
11304      *      *      *      *      *      *      *      *      *      *      *
11306      *      *      *      *      *      *      *      *      *      *      *
11308      *      *      *      *      *      *      *      *      *      *      *
11310      *      *      *      *      *      *      *      *      *      *      *
11312      *      *      *      *      *      *      *      *      *      *      *
11313      *      *      *      *      *      *      *      *      *      *      *
11316      *      *      *      *      *      *      *      *      *      *      *
11317      *      *      *      *      *      *      *      *      *      *      *
11319      *      *      *      *      *      *      *      *      *      *      *
11321      *      *      *      *      *      *      *      *      *      *      *
11323      *      *      *      *      *      *      *      *      *      *      *
11325      *      *      *      *      *      *      *      *      *      *      *
11327      *      *      *      *      *      *      *      *      *      *      *
11328      *      *      *      *      *      *      *      *      *      *      *
11330      *      *      *      *      *      *      *      *      *      *      *
11333      *      *      *      *      *      *      *      *      *      *      *
11334      *      *      *      *      *      *      *      *      *      *      *
11335      *      *      *      *      *      *      *      *      *      *      *
11337      *      *      *      *      *      *      *      *      *      *      *
11339      *      *      *      *      *      *      *      *      *      *      *
11340      *      *      *      *      *      *      *      *      *      *      *
11341      *      *      *      *      *      *      *      *      *      *      *
11342      *      *      *      *      *      *      *      *      *      *      *
11343      *      *      *      *      *      *      *      *      *      *      *
11344      *      *      *      *      *      *      *      *      *      *      *
11346      *      *      *      *      *      *      *      *      *      *      *
11347      *      *      *      *      *      *      *      *      *      *      *
11349      *      *      *      *      *      *      *      *      *      *      *
11351      *      *      *      *      *      *      *      *      *      *      *
11353      *      *      *      *      *      *      *      *      *      *      *
11354      *      *      *      *      *      *      *      *      *      *      *

```

```

COMMENT
Result is 0 if either V or U = 0
Multiplier := V1
SPOA := 0; Repeat next line 24 times
Do V1 * U1
XRA10,XRB11 := A0,A1
X,Z := A2,A3
Multiplier := V1
SPOA := 0; Repeat next line 24 times
Do V1 * U2
Sum B0,B1 into W2,W3
... and propagate carry into W0,W1
XRA4 := B2
Multiplier := U1
SPOA:=XRB9:=0 (for GCRY), rept next 24 times
Do V2 * U1
Sum C0,C1 into W2,W3
... and propagate carry into W0,W1
Wait for extended register to be available
XRA4 (GRD) := XRA4 + C2, set F1 if carry;
MSMultiplier := MS U2
LSMultiplier := LS U2; If carry from guard
then increment GCRY
SPOA := 0; Repeat next line 32 times
Do U2 * V2
All we need from this MPY is UBA (A0)
UBA.(0:8) := A0.(8:8); RH.(8:8) := A0.(0:8)
Sum ms (A0) into guard, set F1 if carry;
UBB := GCRY
If carry from guard then increment GCRY;
Restore Z register
UBB := W3 + GCRY, link so that if a carry
is produced UBA will = 1, (else 0) and
subsequently be added to W2
SPOA,SP3B := W2,W3 + 1s (A0) + GCRY
... and propagate carry to W0,W1
Restore X register, clear F1;
CTR := CTX := 0 (for #ENRM)
UBA := exp(W); UBB := exp(U)
UBA := exp(W) [+512]; UBB := sign.exp(U)
F2 := sign(W) [+ sign(V) XOR sign(U) ];
UBB := (exp(W)+512) - (256/2) + extras
XRA0 := exp(W), Go normalize it

```

```

* At this point W is contained in RA, SP1B, SPOA and SP4A
* with 8 guard bits in SP4A. Now we figure out the sign
* and exponent of W and go off to normalize and finish.

```

Extended Floating Point Divide instruction  
 C.S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
 ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

11357 *****
11358 *
11359 * EDIV -- W := U / V
11360 *
11361 * V1.4 = RA, RB, RC, RD
11362 * U1.4 = RE, RF, RG, RH
11363 *
11364 *****
11365 *
11366 * first check if U or V is zero
11367 *
11368 OB76 EDIV SP1B JSB EZRO ZERO SP4A JSB EDVZ ZERO Divide by zero trap if V = 0 else result is
11370 * zero if U = 0
11371 *
11372 * then shift V and U to left 8 bits
11373 *
11374 OB77 RC ADD RLZ RD ADD LRZ
11375 OB78 UBA UBB IOR RC RB ADD LRZ SP1B
11376 OB79 RC ADD LRZ RB ADD LRZ SP1B
11377 OB7A UBA SP1B IOR RA RA ADD LRZ SP1B
11378 OB7B UBB SP1B IOR RA RA ADD LRZ SP1B
11379 OB7C RD ADD RLZ RD RE RA SUB
11380 OB7D RG ADD RLZ UBB RA CSL LBF5 ; Set F5 if mantissa(U) < mantissa(V)
11381 OB7E UBA SP1B IOR SPOA RF ADD LRZ SP1B
11382 OB7F RG ADD LRZ RF ADD LRZ SP1B
11383 OB80 UBA SP1B IOR RF RE ADD LRZ
11384 OB81 UBB SP1B IOR RE 001A ADDL CTR NF5B ; Set counter for divide
11385 OB82 UBB ADD SP4A XRO ADD LRZ SP3B ICTR
11386 OB83 UBB XRO XOR HBF2 RH ADD LRZ SP3B
11387 *
11388 * do divide ( U1,U2,U3,U4 ) / ( V1,V2 )
11389 *
11390 *
11391 OB84 RE ADD CF1 RF REPC
11392 OB85 UBA RA DYSB UBB RB LINK DCTR CTR0
11393 OB86 RREG RA ADD LSR RG RREG LINK SP1B
11395 OB87 SP4A ADD RF SP3B ADD XR6
11397 OB88 UBB CAD RE UBA LINK SP2B
11399 *
11400 * CALCULATE IF REMAINDER >= QUOTIENT*( V3, V4 )
11401 *
11402 *
11403 OB89 ADD SPOA RD UBB REP LINK 001F
11404 OB8A UBA MPAD SPOA UBB LINK DCTR CTR0
11405 OB8B UBA ADD SPOA UBB ADD SP3B
11406 OB8C SPOA RSUB SPOA CTF1 SP3B UBB LINK SP3B
11407 OB8D SPOA RG RSUB RH FITC SP3B SP1B LINK SP1B
11408 OB8E UBA JSB EDVL POS 4000 ADDL XR10 CF1
11409 *
11410 * JSB IF REMAINDER >= QUOTIENT*( V3,V4 )
11411 *
11412 * SINCE REMAINDER < QUOTIENT*( V3, V4 ), THEN
11413 * THE CORRECT QUOTIENT := QUOTIENT - 1, &
11414 * THE CORRECT REMAINDER := REMAINDER + { V1,V2,V3,V4 }.
11415 *
11416 OB8F SPOA RC ADD SPOA CTF1 SP3B RD LINK SP3B
11417 OB90 RH RA ADD RH FITC RB SP1B LINK SP1B
11418 OB91 SP2B ADD RF RE ADD XR6
11419 *

```

C S	ADDR	LBL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
	11420	*														REPEAT THE SAME DIVIDE TO GET SECOND HALF QUOTIENT
	11421	*														BY ( CORRECT REMAINDER ) / ( V1, V2 )
	11422	*														
	11423	0892	EDVL	RH	ADD			CF1	UBB	SP1B	REPN					0020
	11424	0893		UBA	RA	DVSB			UBB	RB	LINK			DCTR		CTRO
	11425	0894		UBA	ADD	LSR	XR5		UBB		LINK		XR5			
	11426	*														
	11427	*														
	11428	*														CALCULATE IF REMAINDER >= QUOTIENT * ( V3,V4 )
	11429	0895			SP4A	ADD		RG	SP3B	ADD			SP2B			
	11430	0896			ADD			SPOA		REPN						001F
	11431	0897		RC	UBA	MPAD			RD	UBB	LINK			DCTR		CTRO
	11432	0898			UBA	ADD			UBB	ADD						
	11433	0899		UBA	XR5	RSUB			UBB	XR5	LINK					CF1
	11434	089A		UBA		JSB	EDLP	POS			INC					JSB IF REMAINDER >= QUOTIENT*( V3,V4 )
	11436	089B			SP2B	RSUB			UBB	RG	LINK		RG			
	11437	089C			ADD				UBA		LINK		SP2B			Q := Q - 1
	11439	*														
	11440	*														
	11441	*														
	11442	*														
	11443	089D		EDLP	RG											
	11444	089E			XRO	ADD		SP4A	F1HB	7FFF	XRO	ANDL				RE
	11446	089F		UBB	UBA	SUB					SP4A	ADD	SP3B	CCTX	F5B	ABS EXP(V); ABS EXP(U)
	11448	08A0			SP2B	ADD		SPOA	UBA	XR10	ADD		SP2B			EXP(W); SKIP IF F5
	11450	08A1			ADD			SP4A	FFCO	UBB	ADDL		SP2B			SPOA := W3;
	11452	*														;SP2B:=EXP(W)
	11453	*														
	11454	*														SHIFT W RIGHT 4 BITS
	11455	08A2			RE	ADD			UBB	RF	REPN		SP1B	DCTR		0003
	11456	08A3		UBA		QASR		RA			LINK					CTRO
	11457	08A4			SP2B	ADD		XRO			JSB	ENRM	CTR			UNC
																XRAO := exp(W); CTR := 0. go normalize it

Extended Floating Point Divide by Zero Trap  
\*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*

C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
11460	OBA5	EDVZ		STA	ADD		RD	SF3A		SP1B	JSB	EZRO		ZERO	RD := status, set F3 (for #EZRO rtn;
11462															If U = 0 then write zero to W
11463	OBA6			XR3	ADD			WRD	003F	RE	ANDL				Write at (W); Strip leading one from UO
11465	OBA7		UBB	SP2B	ADD						ADD				Merge sign & exp into W0 and write it
11467															FIXED FOR CORRECT REG (2635)
11468	OBA8			RF	ADD					UBA	ADD		CCA		Write W1; Set CCA on W0
11470	OBA9			RG	ADD						ADD				Write W2
11472	OBAA			RH	ADD						ADD				Write W3
11474	OBAB	VZRO	000A		ADDL		SPOA	RD	RD		ADD	LSL	CLO	NEG	SPOA := %12 (div by zero parm); Skip if user
11476															traps are enabled, clear overflow
11477															UBA := W abs adr; If user traps are not
11479	OBAC			XR3	ADD						ADD		SOV	NEXT	enabled then set overflow bit & NEXT
11480	OBAD			JSZ	UTRP		UNC	UBA	DB	SUB		RA	INSR		Go to user trap routine; Push W adr onto stk

RECORD NO	C S ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
11483	*	***** ALU A *****														
11484	*	***** ALU B *****														
11485	*	E SUB -- W := U - V														
11486	*	*****														
11487	*	*****														
11488	*	*****														
11489	OBAE	ESUB		ADD		CF3A	RA	XR8	ADD		RA					Clear F3; Complement the sign of V and do an EADD
11491	*	*****														
11492	*	*****														
11493	*	EADD -- W := U + V														
11494	*	*****														
11495	*	*****														
11496	*	*****														
11497	*	*****														
11498	*	make sure neither U nor V is -0														
11499	*	*****														
11500	OBAF	EADD		ADD		SP4A	IOR	SP3B	UBB	JSB	EZRO					: UBB := 0 iff both U and V are zero
11502	0BB0		SP4A	ADD		SPOA	NZRO		UBB	JSB						Skip if V <> 0; If both are 0 result is 0
11504	0BB1			ADD		RA			SP1B	ADD						Make sure V is +0; Skip if U <> 0
11506	0BB2			ADD		SP4A				ADD		RE				: Make sure U is +0
11508	*	*****														
11509	*	calculate abs(V) - abs(U) to see if V > U														
11510	*	*****														
11511	0BB3		RC	RG	SUB		CTF1	RD	RH	LINK						Do ls(V) - ls(U), borrow to F1
11513	0BB4		RA	RA	ADD	LSR		RE	RE	ADD	LSR					Get rid of sign bits
11515	0BB5		UBA	UBB	SUB		FITC	RB	RF	LINK						Do ms(V) - ms(U)
11517	*	*****														
11518	*	If U was greater than V (V-U was negative) then swap V														
11519	*	and U so that U is always the smaller operand														
11520	*	*****														
11521	0BB6		FFFC		ADDL			UBA	XR8	REPC						NCRY UBA := -4; UBB := (V - U) + 8000
11523																skip swapping if V - U >= 0
11524	0BB7		UBA		INC		CRRY			ADD						DECN Roll stack 4 times
11526	*	*****														
11527	*	Calculate exp(V) - exp(U); F2 := sign(V) XOR sign(U)														
11528	*	Strip Exponents, insert leading 1's														
11529	*	*****														
11530	0BB8				JSB	EFC3	SF1	RA	RE	XOR						HBF2 Go split exp. man and insert leading 1's,
11532																set F1 so we can get back;
11533																F2 := sign(U) <> sign(V)
11534	0BB9		UBA	XRO	ADD		FIHB	7FFF	XRO	ANDL						UBA := exp(V); UBB := exp(U)
11536	0BBA		UBB		SUB					ADD						UBA := exp(V) - exp(U); CTR := 0 for #ENRM
11538	0BBB		OE00		ADDL			UBA	UBA	ADD	LSL	CTR				UBA.(2:8) := 56; CTR := exp diff (D.EXP)
11540	*	*****														
11541	*	Check for operands = 0 or difference in exponents > 56														
11542	*	*****														
11543	0BBC				SP1B	JSB	EVAN	ZERO	UBA	SREG	SUB					CRRY V' answer if orig U = 0; skip if exp diff is
11545																<= 56
11546	0BBD		SPOA		JSB	EVAN	ZERO			JSB	EVAN					UNC V' answer if original V = 0; V' answer if
11548																difference in exponents > 56
11549	*	*****														
11550	*	If sign V <> sign U then U := -U														
11551	*	*****														
11552	0BBE		RG		ADSB	SPOA	CTF1	RH	LINK		SP3B					SP0A,SP3B := ls(U) (for following QASR)
11554	0BBF		RE		ADSB		FITC	RF	LINK							
11555	*	*****														



NO	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
11583	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
11584	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
11585	*	ENRM	--	Normalize result of EADD, ESUB, EMPY and EDIV											
11586	*	*		Merge sign, set OVF, UNF indicators if necessary											
11587	*	*		Write result back to memory											
11588	*	*		Set condition codes											
11589	*	*		*											
11590	*	*		Entered from EADD/ESUB/EMPY/EDIV with											
11591	*	*		F2 = sign of W											
11592	*	*		RA, SP1B, SPOA, SP3B = W0, W1, W2, W3											
11593	*	*		XRA0 = exponent of W, SP4A = guard bits											
11594	*	*		CTR = CTX = SR = 0											
11595	*	*		XRA3 = absolute address to store result at											
11596	*	*		*											
11597	*	*		*****											
11598	*	*		*											
11599	*	*		shift W left to BIT8, round, shift W right to BIT9											
11600	*	*		*											
11601	OBC7	ENRM	RA	ADD		BIT8		SP1B	REPC						UBA := W0, skip if already aligned to BIT8;
11603															UBB := W1
11604	OBC8		UBA	QASL		RA	BIT8	UBB	LINK		SP1B	DCTX			Shift W0, W1, W2, W3, W4, W5, W6, W7 until BIT8;
11606															CTX := exp adj needed because of shifting
11607	OBC9		SPOA	INC		SPOA	CTF1	SP3B	LINK		SP3B				Add 1 to W3, W4 to round, propagate carry
11609	OBCA		RA	ADD				SP1B	LINK						into upper two words (W0, W1)
11611	OBCB		UBA	QASR		RA	FITC	UBB	LINK		SP1B				and shift W0, W1, W2, W3 right to align to BIT9
11613	*	*		*											
11614	*	*		add in exponent adjustment, merge sign, check OVF, UNF											
11615	*	*		*											
11616	OBCD		STA	ADD		RF		CTRS	ASR						RF := STATUS; Shift exp adjustment right
11618	OBCD		RA	XRO	ADD			UBB	ASR						Add exp W into W0, (W0 will have a 1 in the
11620															exp bits if no carry from rounding, else
11621															it will have a 2; Thus we add 1 to the
11622															exp for the previous shift right and add 1
11623															if rounding produced a carry into the exp
11624															bits.
11625															; UBB := exp adjustment from the normalizing
11626															left shifts, this adjustment is now
11627															aligned with the exp field in W0
11628	OBCD		UBA	UBB	CSL		SP4A	HBF2	UBA	UBB	ADD		RA	F2HB	UBA := exp(W) + exp adj &cs1(1); if UBA is
11630															odd then we have an OVF or UNF, F2 set for
11631															UNF.
11632															; UBB := W0 + exp adj, store into W0, merge
11633															sign(W) into W0
11634															
11635	OBCF	*	write W back to memory, set CC, check for W = 0												
11636	OBCF		RA	XR3	ADD	RH	WRD	ADD							RH := W absolute address
11637	OBD0														Write W0; Set CCA on W0
11639	OBD1		RA	SP1B	ADD		DATA	RA	ADD				RG	CCA	Write W1; RG := W3
11641	OBD2		SPOA	ADD		DATA	SP3B	SP1B	IOR						Write W2; UBB := W1 'LOR' W3
11643	OBD3			RG	ADD		DATA	UBA	IOR						Write W3; UBB := W1 lor W2 lor W3, set DCC
11645	OBD4		UBB	SP4A	IOR		NZRO	SP4A	JSB	EFOV					Skip if abs(W) < 0; #EFOV if over/underflow
11647	OBD5			JSB	EFOV		UNC		ADD						Underflow if W = 0 (that is not allowed),
11649															jump w/ F2 set; Else all done



C.S.  
 ADDR

Overflow / Underflow Trap Routine

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
 LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

11651  
 11652  
 11653  
 11654  
 11655  
 11656  
 11657  
 11658  
 11659  
 11660  
 11661  
 11662  
 11663  
 11665  
 11666  
 11668  
 11669  
 11671  
 11672  
 11674  
 11675  
 11677

```

*****
*
*   Over/Underflow Trap
*
*   Entered with F2 = 1 for underflow, RF = status, SR = 0
*
*   If user traps are not enabled then set overflow status bit,
*   else push W address back onto stack, push parameter onto
*   stack, clear overflow bit and go to the user trap handler.
*
*****
OBD6  EFOV 0008   ADDL   SPOA   RF   RF   ADD  LSL   CLO   SPOA := %10 (overflow parm); Clear overflow
[2635]
bit.
OBD7  UBA     ADD     NF2   UBB   ADD     NEG   SKIP IF OVERFLOW; SKIP IF USER TRAPS (2635)
[2635]
ARE ENABLED
OBD8  UBA     ADD     CCA     ADD     SOV  NEXT ; If user traps not enabled then NEXT with
[2635]
overflow bit set AND CC SET TO CCG (2635)
OBD9  UBA     ADD     NF2   RH   DB   SUB   RA   INSR skip if overflow; Place W address (DB+ rel)
[2635]
back on TOS
OBD4  SPOA   INC     SPOA   JSZ  UTRP   UNC   If underflow then parm := %11; Go to user
[2635]
trap routine
  
```

C S.  
ADDR

Extended Floating Point Negate instruction

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

11679  
11680  
11681  
11682  
11683  
11684  
11685  
11686  
11687  
11688  
11689  
11690  
11691  
11692  
11693  
11694  
11695  
11697  
11699  
11701  
11703  
11705  
11706  
11708  
11710  
11712  
11713  
11714  
11716  
11717  
11719  
11720

```

*****
*
*   ENEG -- V := -V
*
*       If V <> 0 then complement sign of V and set CCG
*       or CCL, else just set CCE.
*
*       The algorithm is to fetch each Vx until a non-zero
*       Vx is found. Then complement the sign of V0 and
*       write it back to memory (or TOS register.) Set CC
*       based on new V0. If all Vx equal zero then set CCE.
*
*       Entered with SPOA = 3
*
*****
*
*   OBD8  ENEG RA   JSZ  PULM   SRZ      CAD      SP1B
*   OBDD  UBA  DB  ADD  ADD    RA   SR   SM  ADD  SP3B
*   OBDC  UBB  SM  ADD  ADD
*   OBD8  NEGL SPOA SP1B JSBS FINI   ZERO  RA  SP1B INC  RH  ROD
*   OBD8  UBB  SM  CAD  CAD      SP3B UBB BNDE  CTR  TICB
*   OBE0  RH  DL  BNDE
*   OBE1  ADD
*   OBE2  RA  ADD  WRD      8000  SP1B INC  SP1B  NZRO  BNDV if E < DL; Increment x, skip if x <> 0
*                               SREG JSB  NEGL  SP2B
*                               ZERO  YREGA := V0 abs adr; if Vx = 0 then examine
*                               V(x+i), else fall thru to write negated
*                               value back
*   OBE3  RA  SM  CAD      SP3B RA  SUB  CTR  TICB  CTR := 17 if not (E > SM and E <= S) else
*                               TOS REG#
*   OBE4  SP2B ADD  REGN DATA  SR  SP2B IOR  CCA  NEXT  write -V0 back to TOS or memory; set CCA on
*                               ADD  CCA  NEXT  V0 (lor with SR to prevent CCE), NEXT
*   OBE5  FINI  ADD  ADD  CCA  NEXT  ; V0 was zero so just set CCE, NEXT

```

COMMENT

UBA := RA, pull 1 TOS if SR = 0; SP1B := -1  
RA := abs adr of operand; SP3B := S  
Wait for reg store; Decrement ESR and ENAMER  
If x = 3 then V = 0; RH := E + x, read Vx  
In TOS registers if E > SM and E <= S;  
BNDV if E > S  
; SP2B := -(V0)  
YREGA := V0 abs adr; if Vx = 0 then examine  
V(x+i), else fall thru to write negated  
value back  
CTR := 17 if not (E > SM and E <= S) else  
TOS REG#  
write -V0 back to TOS or memory; set CCA on  
V0 (lor with SR to prevent CCE), NEXT  
; V0 was zero so just set CCE, NEXT

C. S.  
ADDR

Extended Compare instruction  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

11723  
11724  
11725  
11726  
11727  
11728  
11729  
11730  
11731  
11732  
11733  
11734  
11735  
11736  
11737  
11739  
11741  
11743  
11745  
11746  
11748  
11750  
11751  
11753  
11754  
11756  
11757  
11759  
11761  
11763  
11764  
11765  
11766  
11768  
11770  
11771  
11773  
11775  
11776  
11778

```
*****
*
* Extended Compare (ECMP) Instruction
*
* U is compared to V and the condition code is set to CCG, CCL
* or CCE to indicate whether U is greater than, less than or
* equal to V.
*
* Entered with SPOA = 4 and SPIB = 0
*   TOS = V (DB-rel)
*   TOS-1 = U (DB-rel)
*
*****
*
OBE6  ECMP  UBA  RB  JSZ  PULM  SRL2  RA  DB  ADD  PUL2  SRZ
OBE7  UBA  DB  ADD  UBA  JSB  EFCH  UNC  RA  DBA  ADD  RB  EPP2
OBE8  RH  CIR  IOR  CCA  RH  UBA  XOR  CCZ  CRRY
OBE9  RH  CIR  IOR  CCA  RH  UBA  XOR  POS
*
OBEA  UBB  JSB  DONE  NZRO  CAD  SPIB  CCA
OBEB  CMPL  SPOA  RH  ADD  SUB  RH  HBF2  RH  SP4A  ADD  SUB  CCZ
*
OBEC  UBB  JSB  DONE  NZRO  CAD  SPIB  CCA
*
OBED  RB  JSB  EFCH  UNC  RH  JSZ  NEXT  ZERO
*
OBEE  DONE  JSB  CMPL  UNC  ADD
OBEF  JSZ  NEXT  NF2  UBB  SPIB  ADD  F2HB
OBF0  ADD  CCA  NEXT  CCA  NEXT
*
* Fetch Ux and Vx
*
OBF1  EFCH  SR  SM  ADD  RH  UBA  SPIB  ADD  SP3B  ROD
OBF2  UBB  SM  CAD  UBA  UBB  BNDE  CTR  TICB
*
OBF3  RA  SPIB  ADD  RH  ROD  SP3B  DL  BNDE
OBF4  UBA  SM  CAD  RH  UBA  BNDE  CTR  TICB
*
OBF5  RH  DL  BNDE  REGN  ADD  RH
OBF6  REGN  ADD  SP4A  SPIB  INC  SPIB  RSB
```

```
Pull 2 if SR = 0 else pull 1 if SR = 1
UBA := abs(U); RA := abs(V)
Fetch UO & UO; RB := abs(U), pop 2
Set CCA on UD [CIR prevents CCE];
Skip if signs are the same
Set F2 if UO negative; NEXT if signs differ
RH := # of words left to compare; Set CCZ on
Ux = Vx (CCG or CCE), skip if U > V
Go finish up if result < 0;
SPIB := -1 & set CCL if U < V
NEXT if no more words left to compare, else
go get the next pair
Go back to compare next pair
NEXT if both were positive; Bit 0 := F2
; Flip CC if both were negative. NEXT
```

```
RH := S; SP3B := abs Ux, read Ux
CTR := tos# else IF; BNDV if E > S
RH := abs Vx, read Vx; BNDV if abs Ux < DL
TOS check: [if [E > SM and E <= S] then
CTR := tos# else IF]; BNDV if E > S
CTR := tos# else IF; BNDV if E > S
BNDV if abs V < DL; RH := Ux
SP4A := UBA := Vx; Inc word ptr, RSB
```

RECORD  
NOC. S.  
ADDR

## Extended Floating Point Result routines

```

***** ALU A ***** ***** ALU B *****
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
*****
11781 *
11782 *
11783 * EZRO -- Called when result (W) is zero, (from EADD/ESUB, EDIV, *
11784 * EMPY.) *
11785 *
11786 *
11787 *
11788 *
11789 *
11790 * OBFA EZRO XR3 ADD WRD REPN 0003 Start write at (W); Repeat next line 4 times
11791 * OBFB ADD DATA ADD DCTR CTRO Write zeroes; Set CCE
11792 * OBFC JSB VZRO F3A ADD CCA NEXT Go back to EDVZ routine if F3; Else NEXT
11793 * with CCE set
11794 *
11795 *
11796 *
11797 *
11798 * EVAN -- Called when V will be the answer (from EADD/ESUB.) *
11799 *
11800 *
11801 *
11802 * OBFA EVAN XR3 ADD WRD 003F RA ANDL Write at (W); Strip leading one from W0
11803 * OBFB UBB XR0 ADD DATA ADD Merge sign & exp into W0 and write it
11804 * OBFC RB ADD DATA UBA ADD Write W1; Set CCA on W0
11805 * OBFD RC ADD DATA RB RC IOR Write W2; Merge W2, W1
11806 * OBFE RD ADD DATA RD UBB IOR Write W3; Set DCC on W1,W2,W3. NEXT
11807 * OBFF ADD DCC NEXT NOP to keep system happy (2555)
11808 *
11809 *
11810 *
11811 *
11812 *
11813 *
11814 *
11815 *
11816 *
11817 *
11818 *
11819 *
11820 *
11821 *
11822 *
11823 *
11824 *
11825 *
11826 *
11827 *
11828 *
11829 *
11830 *
11831 *
11832 *
11833 *
11834 *
11835 *
11836 *
11837 *
11838 *
11839 *
11840 *
11841 *
11842 *
11843 *
11844 *
11845 *
11846 *
11847 *
11848 *
11849 *
11850 *
11851 *
11852 *
11853 *
11854 *
11855 *
11856 *
11857 *
11858 *
11859 *
11860 *
11861 *
11862 *
11863 *
11864 *
11865 *
11866 *
11867 *
11868 *
11869 *
11870 *
11871 *
11872 *
11873 *
11874 *
11875 *
11876 *
11877 *
11878 *
11879 *
11880 *
11881 *
11882 *
11883 *
11884 *
11885 *
11886 *
11887 *
11888 *
11889 *
11890 *
11891 *
11892 *
11893 *
11894 *
11895 *
11896 *
11897 *
11898 *
11899 *
11900 *
11901 *
11902 *
11903 *
11904 *
11905 *
11906 *
11907 *
11908 *
11909 *
11910 *
11911 *
11912 *
11913 *
11914 *
11915 *
11916 *
11917 *
11918 *
11919 *
11920 *
11921 *
11922 *
11923 *
11924 *
11925 *
11926 *
11927 *
11928 *
11929 *
11930 *
11931 *
11932 *
11933 *
11934 *
11935 *
11936 *
11937 *
11938 *
11939 *
11940 *
11941 *
11942 *
11943 *
11944 *
11945 *
11946 *
11947 *
11948 *
11949 *
11950 *
11951 *
11952 *
11953 *
11954 *
11955 *
11956 *
11957 *
11958 *
11959 *
11960 *
11961 *
11962 *
11963 *
11964 *
11965 *
11966 *
11967 *
11968 *
11969 *
11970 *
11971 *
11972 *
11973 *
11974 *
11975 *
11976 *
11977 *
11978 *
11979 *
11980 *
11981 *
11982 *
11983 *
11984 *
11985 *
11986 *
11987 *
11988 *
11989 *
11990 *
11991 *
11992 *
11993 *
11994 *
11995 *
11996 *
11997 *
11998 *
11999 *
12000 *

```

11816  
11817  
11818  
11819  
11820  
11821  
11822  
11823  
11824  
11825  
11826  
11827  
11828  
11829  
11830  
11831  
11833  
11834  
11836  
11837  
11839  
11840  
11842  
11843  
11845  
11846  
11848  
11849  
11851  
11852  
11854  
11855  
11857  
11858  
11860  
11861  
11863  
11864  
11866  
11867  
11869

```
*****
*
*           Look-up Table for I/O Instructions
*
*           All are two-word instructions
*
*           0                               15
*
* word(M) |-----|
*           |           %20302           |
*
* word(M+1) |-----|
*            |           I/O op code           |
*
*
* *****
```

LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP
OC00	IOPS		JSB	SHIO	SF1	01FF	RB	ANDL			RG		
OC01			JSB	SHIO		UNC	01FF	RA	ANDL		RG		
OC02			ADD					JSZ	TRP			UNC	
OC03			ADD					JSZ	TRP			UNC	
OC04			ADD					JSZ	TRP			UNC	
OC05			ADD					JSZ	TRP			UNC	
OC06			JSB	SHIO	SF3A	01F8	RA	ANDL			RG		
OC07			ADD					JSZ	TRP			UNC	
OC08			ADD					JSZ	TRP			UNC	
OC09		0001	XR15	IORL		XR15		RA	JSL	DMPX	RH	UNC	
OC0A			ADD					RA	JSZ	DMPE	RH	UNC	
OC0B			JSB	RCMD		UNC		RA	ADD			HBF2	
OC0C			JSB	WCMD		UNC			INC				

COMMENT

0. STOP, set F1 for SHIO; RG := MCDEV#  
START I/O PROGRAM  
1. HIOP; RG := MCDEV#  
HALT I/O PROGRAM  
2. RIOP -- unimplemented  
READ I/O CHANNEL  
3. WIOP -- unimplemented  
WRITE I/O CHANNEL  
4. ROCL -- unimplemented  
ROLL-CALL COMMAND  
5. IOCL -- unimplemented  
I/O CLEAR COMMAND  
6. INIT, set F3 for SHIO; RG := MOD. CHAN#  
INITIALIZE I/O CHANNEL  
7. MCS -- unimplemented  
MEMORY COMMAND and STATUS COMMAND  
10. SEML -- unimplemented  
SEMAPHORE LOAD  
11. STRT, set load bit, RH := cold ld mcdev#  
WARMSTART COMMAND  
12. DUMP, RH := dump load mcdev #  
MEMORY DUMP COMMAND  
13. RTQA; Set F2 if global command  
READ I/O ADAPTER  
14. WIOA; UBB := 1 (# TOS required - 2)  
WRITE I/O ADAPTER



```

11919 *****
11920 *
11921 *      Entry for SIOP, HIOP, INIT
11922 *
11923 *      1. Translate logical IMB# to physical MOD#
11924 *      2. Place CDEV# into BKK5 for use by #IOMS
11925 *      3. Read DRT for specified MCDEV#,
11926 *          set F2 if abort bit DRT3 (2:1) is set
11927 *      4. Right justify CHNL# into SP1B for INIT
11928 *      5. Exit to #SIOP, #HIOP or #INIT
11929 *
11930 *      Entered with F1 set if SIOP, F3 set if INIT,
11931 *      RG = mcdev# (mc# if INIT), SP4A = mcdev# &lsr(2),
11932 *      RH = 7, SPOA = !COOL, XRA1 = DRTOFFSET
11933 *
11934 *****
11935
11936 OC1A SHIO 001E SP4A ANDL      SP4A          JSL  LTOP BKK4      UNC  SP4A.(11:4) := channel #; BKK4 := 0,
11937                                     RG      RH      JSZC NCHL      NCRY  set up physical module # in XRA9 for #IOMS
11938 OC1B      RG  RG  INC  LSL          RG  RH      JSZC NCHL      NCRY  UBA := DRT2 address; Trap if chan# = 0 (only
11939                                     RG      RH      JSZC NCHL      NCRY  works for mod# = 0)
11940                                     RG      RH      JSZC NCHL      NCRY  *
11941                                     RG      RH      JSZC NCHL      NCRY  ***** CHNLO CK SB DELETED FOR PR IMBI *****
11942                                     RG      RH      JSZC NCHL      NCRY  *
11943
11944 OC1C      UBA  XR1  INC          SP4A          007F RG  ANDL      BKK5      F1  SP4A := DRT3 address;
11945                                     UBA  XR1  INC          SP4A          007F RG  ANDL      BKK5      F1  BKK5 := cdev#, skip if SIOP
11946 OC1D      JSB  INIT      F3A          SP4A  ADD  LSR  SP1B SF5B  JSB if INIT insir; SP1B.(12:4) := channel#,
11947                                     JSB  INIT      F3A          SP4A  ADD  LSR  SP1B SF5B  set F5
11948 OC1E SIO1      SP4A  ADD      ROX3      BKK3  ADD      BKK6      Read DRT3 (status) using semaphore (2319)
11949 OC1F      CAD      DATA      BKK3  ADD      BKK6      Re-write semaphore as 'locked'
11950 OC20      OPA  JSBI BIDE      ZERO      BKK3  ADD      BKK6      Loop until semaphore free for use
11951 OC21      ADD      UBA          BKK3  ADD      BKK6      Save DRT3 in BKK6 while semaphore = -1
11952 OC22      SPOA OPA  AND      RH  HBF2      JSB  HIOP      NF1  RH := DRT3.(0:2,15:1), set F2 if bit 0 = 1;
11953                                     SPOA OPA  AND      RH  HBF2      JSB  HIOP      NF1  HIOP if not SIOP
11954                                     SPOA OPA  AND      RH  HBF2      JSB  HIOP      NF1
11955                                     SPOA OPA  AND      RH  HBF2      JSB  HIOP      NF1
11956                                     SPOA OPA  AND      RH  HBF2      JSB  HIOP      NF1
11957                                     SPOA OPA  AND      RH  HBF2      JSB  HIOP      NF1
11958                                     SPOA OPA  AND      RH  HBF2      JSB  HIOP      NF1
11959                                     SPOA OPA  AND      RH  HBF2      JSB  HIOP      NF1
11960                                     SPOA OPA  AND      RH  HBF2      JSB  HIOP      NF1
11961                                     SPOA OPA  AND      RH  HBF2      JSB  HIOP      NF1

```

C. S.  
ADDR

SIOP Instruction

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

11963  
11964  
11965  
11966  
11967  
11968  
11969  
11970  
11971  
11972  
11973  
11974  
11975  
11976  
11977  
11978  
11979  
11980  
11981  
11982  
11983  
11984  
11985  
11986  
11987  
11989  
11991  
11993  
11995  
11996

```
*****
*
*          SIOP CMD--          0          6 7          15
*          -----
*          S-1 |          |          MCDEV#          |
*          S   |          |          CHAN PGM POINTER  |
*          -----
*
*          1. If DRT3.(2:1) = 1, exit with CCL. (Set by
*             #IOLT.)
*          2. If DRT3.(0:2) = 00, or DRT3.(0:2) = 01 with
*             DRT3.(15:1) = 1, set CCE.
*          3. Else set CCG.
*          4. CCE only when the channel program is halted,
*             or if HIOP has been issued but not yet
*             serviced and the channel is in WAIT state.
*          5. Then the channel program pointer is placed
*             in DRT0 and set DRT3 := !C000. Send SIOP
*             command to the channel to request CSRQ on
*             behalf of the device.
*
*****
*
*          OC23 . SIOP 2000 SREG ANDL          5000          ADDL          SP3B
*          OC24          UBA          JSB NEXS          NZRO          C000 RH          ANDL          SP1B
*          OC25          UBB          SP2B XOR          NZRO          ADD          CCA
*          11993 OC26          OPA JSB SIOE          ODD          SP1B JSB SIOE          ZERO
*          11995          OC27          JSB NEXS          UNC          INC          CCA
```

Test DRT3.(2:1); SP3B := SIOP command  
NEXT if DRT3.(2:1) = 1; Mask DRT3.(0:2)  
Skip if DRT3.(0:2) <> 01; Set CCE  
#SIOE if DRT3.(0:2) = 00 or  
if DRT3.(0:2) = 01 and DRT3.(15:1) = 1  
NEXT (no change); Set CCG



C. S. HIOP Instruction  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

11999 *
12000 *
12001 *          HIOP CMD--          0          7          15 *
12002 *          *-----*-----*-----* *
12003 *          S          |-----|-----|-----| *
12004 *          *-----*-----*-----* *
12005 *          *
12006 *          1. Set CCG if DRT3 (0:2,15:1) = <010> or <100>. *
12007 *          (Send HIOP command with DRT3 := !4000 only *
12008 *          if <100>.) *
12009 *          2. Else set CCE. Also send HIOP command only *
12010 *          for <101>, <110> & <111> with DRT3 := !4001 *
12011 *          3. CCE indicates that the channel program was *
12012 *          halted or in a WAIT state when the *
12013 *          instruction was executed, or had been issued *
12014 *          SIOP earlier but not yet serviced. *
12015 *          4. Then set DRT3 := !4001 so it looks like an *
12016 *          HIOP request from the WAIT state. Then *
12017 *          issue HIOP command to the channel to request *
12018 *          service on behalf of the device. *
12019 *
12020 *
12021 *
12022 *
12023 *
12024 *
12025 *
12026 *
12027 *
12028 *
12029 *
12030 *
12031 *
12032 *
12033 *
12034 *
12035 *
12036 *
12037 *
12038 *
12039 *
12040 *
12041 *
12042 *
12043 *
12044 *
12045 *
12046 *
12047 *
12048 *
12049 *
12050 *
12051 *
12052 *
12053 *
12054 *
12055 *

```

```

NEXT (no change) if <010>; Set CCG
NEXT with CCE if <000>, <001> or <011>;
SP1B := !8001
Mask DRT3 (12:4); SP3B := HIOP command
!4000 + DRT3 (15:1); SIOE if <101> with CCE
SIOE if <100> with CCG
Send HIOP if <110> or <111> with CCE,
set up to set DRT3 to !4001

```

```

UBA := -3
Write to DRT3 addr;
Write to DRTO addr, skip if HIOP
RG := dev#; Store chan pgm pointer to DRTO
; Send SIOP/HIOP command
Write !C000/!4001 to <DRT3> (must be done
after #IOMS since this clears semaphore)

```

I/O Instruction Common Routines

C S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
12057																
12058																
12059																
12060																
12061																
12062																
12063																
12064																
12065																
12066																
12067																
12068																
12069																
12070	OC33	NEXO		ADD			EPOP		P	INC		P	RONP	F5B		EPOP; Set P and read instr after 2nd I/O
12072																word, skip if from SIOP or RIOA
12073	OC34		O400	ADDL					ADD				EPOP			UBA := go UNBUSY command; Do 2nd EPOP
12075	OC35			ADD				UBA	ADD				BUSC			; Send go UNBUSY message
12077	OC36			JSZ	NEXT		UNC		ADD							NEXT in one clock
12079																
12080																
12081																
12082																
12083																
12084																
12085																
12086																
12087																
12088																
12089																
12090																
12091																
12092	OC37	NEXS		ADD	NEXO		UNC		SP4A	ADD			WRX3			Set up address...
12094	OC38			JSB					BKX6	ADD			DATA			...and write back DRT3 unchanged
12096																
12097																
12098																
12099																
12100																
12101																
12102																
12103																
12104																
12105																
12106																
12107																
12108	OC39	BIDE		ADD					REP				0020			Waste just over 32 clocks
12110	OC3A			ADD					ADD				DCTR	CTRO		Don't do anything except waste some time
12112	OC3B			ADD					JSB	SI01			UNC			; Return to check semaphore again

```

12115 *****
12116 *
12117 *          WIOA--          0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 *
12118 *          |-----|-----|-----|-----|-----| *
12119 *          S-2 |          M M C C C C D D D | *
12120 *          |-----|-----|-----|-----|-----| *
12121 *          S-1 |B B B B R R R R          | *
12122 *          |-----|-----|-----|-----|-----| *
12123 *          S |          DATA          | *
12124 *          |-----|-----|-----|-----|-----| *
12125 *
12126 *          1. This instruction sends command and data to *
12127 *          channel[s]. *
12128 *          2. CCL if DRT3.(2:1) = 1. an ABORT bit set. *
12129 *          3. CCE if instruction is completed OK. *
12130 *          4. If global command, skip the DRT3.(2:1) test. *
12131 *
12132 *          Entered from #IOBS with UBB = 1, CCL already set, SR >= 1. *
12133 *          F2 cleared *
12134 *
12135 *****
12136 *
12137 OC3C WCMD RC JSZ PUL2 SRL2 SR UBB JSZC PULM ZERO If SR = 2 then pull one more TOS else if
12138 *          SR = 1 then pull two more TOS
12139 OC3D RB ADD HBF2 UBA JSL LTOP RG NF2 Set F2 if global cmd; Set up physical mod#
12140 *          in KRAG [#PULM & #PUL2 both return with
12141 *          UBA = RC] ( med jump for RG)
12142 *
12143 *
12144 OC3E JSB RWIO EPOP O07F RC ANDL SP1B Go read DRT3, pop 1; SP1B := cdev#
12145 OC3F WIOC SP2B JSB NEXO NZRO RB SP1B JSB WIO4 SP3B F2 NEXT if DRT3.(2:1) = 1; #WIO4 if global
12146 *          SP3B := RB + cdev# (command)
12147 *
12148 OC40 WIO4 RA ADD RG UNC JSL IOMS ZERO RG := the data; Send out the IMB command
12149 OC41 JSB NEXO CCA NEXT; Set CCE
12151

```

RECORD NO

C S ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

12154 *
12155 *
12156 *          RIOA--      0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5
12157 *          S-1 |-----M M C C C C D D D|
12158 *
12159 *          S |B B B B R R R R |
12160 *          |-----|
12161 *
12162 *          1. This instruction sends command from TOS to
12163 *             channel[s]
12164 *          2. CCL if DRT3.(2:1) = 1, an ABORT bit set
12165 *          3. CCE if instruction is completed OK
12166 *          4. If global command, skip the DRT3.(2:1) test
12167 *
12168 *          Entered from #IOBS with SR >= 1, CCL already set
12169 *
12170 *
12171 *
12172 *
    
```

```

12173 OC42 RCMD      RB  ADD          JSZ  PULM SP1B  SRL2  UBA:=RB (PULM WILL ALSO RTN W/UBA=RB)
12175 *          : IF SR<2 THEN PULL1, SP1B:=0 FOR RIOA
12176 OC43 007F UBA ANDL      SP4A      UBA  JSL  LTOP  RG      SRNZ  SP4A := cdev#; XLATE logical IMB# to phys
12178 OC44 RWIO  RG  RG  INC  LSL      F2    FFFB  UBA  JSL  LTOP  RG  XR8  F2  DRT2 ADDR; XR8:=RETRY CT, SKIP IF GLOBAL
12180 OC45 UBA XR1 INC      ROB3  RG      JSZC  NCHL  ZERO  READ DRT3; IF MCDEV#<0 THEN TRAP
12182 OC46      JSB  RWIX      F2    1000  ADDL  BKX5  ZERO  Skip test if F2, BKX5 := 11000 (for WIOA)
12184 OC47      2000  ADDL      NZRO      OPB  REPN  DCTR  0020  Literal for #RWIXB, Waste 32 clocks
12186 OC48 UBB INC      NZRO      OPB  ADD  ZERO  CTRO  Skip if unlocked; . if semaphore locked
12188 OC49      2000  ADDL      NZRO      OPB  JSBI RWIO  ZERO  MASK; Loop if semaphore locked
12190 OC4A RWIX  SP1B JSB WIOC  NZRO  UBA  OPB  AND  SP2B  WIOC IF WRITE CMD;
12192 OC4B UBB JSB NEXO  NZRO  RA  SP4A JSB  RIO4 SP3B  F2  NEXO IF DRT3(2:1)=1, RIO4 IF GLOBAL CMD
12194 *          SP3B:=RD CMD (RA + CDEV )
12195 OC4C RIO4  ADD      CCA      JSL  IOMS  BKX5  ZERO  SET CCE SEND THE IMB CMD
12197 OC4D      ADD      XRO  ADD  EVEN  .SKIP IF NOT DNV
12199 OC4E UBB JSB RIO4  ODD  XR8  JSBI  *+1  XR8  ZERO  READ DATA AGAIN IF NOT YET TIMEOUT
12201 OC4F      JSB  NEXO  UNC  RG  ADD  RB  SF5B  ZERO  JSB FOR NEXT INSTRUCTION; RB =DATA
12203 *          SF5B INHIBITS SECOND EPOP
    
```



```

12288 *
12289 *
12290 *
12291 *   Enhanced (performance wise) LST/SST Commentary
12292 *
12293 *   This set of instructions (2 to be exact) implements the enhanced
12294 *   version of LST/SST. The instructions themselves are called
12295 *   LSTX/SSTX to distinguish them from their slower brothers (or is
12296 *   it sisters, I forget what the sex of microcode is). On power-up
12297 *   or boot (etc.) the system defaults to use the older slower ones.
12298 *   But when the Operating System determines that it is okay to use
12299 *   the new instructions (ie. all the right stuff has been done),
12300 *   it will execute an ENPF instruction (enable performance) and the
12301 *   LUT entry will get changed to point to LSTX/SSTX. See all the
12302 *   right places for more information (isn't that obnoxious?).
12303 *
12304 *   This enhancement (the switch) brought to you by me Eric B. Decker
12305 *   Microcode & Co.
12306 *
12307 *
12308 *
12309 *   The new LST/SST instructions and support code have been
12310 *   incorporated into microcode sets CX2603A and later. This code
12311 *   has been changed in order to increase the speed at which the
12312 *   LST and SST instructions execute. This is done by caching the
12313 *   first %20 table pointers into extended CPU registers XRB102
12314 *   through XRB117. This eliminates the memory references in the
12315 *   case where K in the instruction field is in the range %1-%17.
12316 *   The instructions were also optimized for these cases by
12317 *   eliminating unnecessary memory references that were done in the
12318 *   old code in order to economize on WCS space.
12319 *
12320 *   The change in the LST/SST instructions also called for a way in
12321 *   which to initialize the extended registers. Thus, the ISTR
12322 *   special hardware instruction was born! It can be found
12323 *   immediately following the LST/SST code.
12324 *
12325 *   8/15/85 MRG
12326 *
12327 *

```

```

12329 *
12330 *
12331 * LST (Load from System Table) Instruction -- Enhanced version *
12332 *
12333 * This is the performance enhanced version of the LST instruction. *
12334 * Please see the LST/SST commentary for a description of the *
12335 * enhancements. The following is pseudocode for the new LST. *
12336 *
12337 * begin *
12338 * trap to mode violation if not privileged *
12339 * get table number (K) from opcode *
12340 * if table number < 0 then *
12341 * read table pointer from XRB(102 + table number) *
12342 * else (take LST long path) *
12343 * get table number from TOSA *
12344 * read table pointer from MEMORY(%1000 + table number) *
12345 * extract table bank from table pointer (bits 11..15) *
12346 * extract table base from table ptr (bits 0..10 left justified) *
12347 * add index (X) to base to point to requested table entry *
12348 * read the table entry *
12349 * push data on TOS and set Condition Code *
12350 * end *
12351 *
12352 *
12353 OC6A LSTX DSPL ADD JSZ TRP6 BKK3 NPRV Get K From Instr / Set Bank=0. TRP If NoPriv
12354 * Changed label to LSTX *
12355 *
12356 OC6B X ADD RH OOE6 UBA ADDL CTR Get X For Later / Set Up CTR To Read Ptr Reg
12357 OC6C DSPL JSB LSTL ZERO O200 ADDL SPIB Take Long Path If K=0 / Get %1000 Ready
12358 OC6D JSZ PSHM SR7 O01F REGN ANDL BKK3 Push One If TOS Full / Get Bank From Ptr Reg
12359 OC6E O200 RH ADDL EPSH UBB UBA ADDL ROX3 Get %1000+X Ready / Get Table Addr From Ptr
12360 OC6F ADDL ADDL Push RH on TOS When Done / Do Table Read
12361 OC70 ADDL ADDL DUM DEE DUM, WAITING FOR READ!
12362 OC71 ADDL ADDL OPB ADD RH CCA NEXT / Put Result On TOS, Set CCA, NEXT
12363 *
12364 *
12365 *
12366 *
12367 *
12368 *
12369 *
12370 *
12371 *
12372 *
12373 * LST long path *
12374 *
12375 * If the LST instruction gets here, we know that K from the *
12376 * opcode is 0. In this case, we will pull the top of stack *
12377 * into TOSA if necessary and then POP TOSA for the table *
12378 * number. We then get the table pointer from MEMORY and *
12379 * use that pointer to read the table entry we want (indexed *
12380 * by X). The performance of the LST 0 case was sacrificed *
12381 * in order to optimize the LST %1-%17 cases which account for *
12382 * around 90% of all LST's performed. *
12383 *
12384 *
12385 OC72 LSTL RA ADDL JSZ PULM SRZ Get TOS -> UBA / If TOS Empty Get One
12386 OC73 ADDL ADDL UBA SPIB ADD ROX3 / Read Table Pointer From Memory (UBA=TOSA)
12387 OC74 ADDL ADDL HOW BORING! WAITING FOR THE READ TO FINISH
12388 OC75 ADDL ADDL O01F OPB ANDL BKK3 / Get Bank From Table Pointer
12389 OC76 O200 RH ADDL FFE0 OPB ANDL ROX3 Get %1000+X / Get Addr From Table Pointer
12390 OC77 ADDL ADDL UBB UBA ADDL ROX3 / Start Read Of (Table Addr)+%1000+X
12391 OC78 ADDL ADDL OH BOY, WE'RE WAITING FOR A READ!
12392 OC79 ADDL ADDL OPB ADD RA CCA NEXT / Put Result On TOS, Set CCA, NEXT

```

```

12402 *
12403 *
12404 *
12405 *   SST (Store to System Table) instruction -- Enhanced version *
12406 *
12407 * This is the performance enhanced version of the SST instruction. *
12408 * Please see the LST/SST commentary for a description of the *
12409 * enhancements. The following is pseudocode for the new SST. *
12410 *
12411 *   begin *
12412 *     trap to mode violation if not privileged *
12413 *     get table number (K) from the opcode *
12414 *     if table number <> 0 then *
12415 *       read table pointer from XRB(102 + table number) *
12416 *       else (take SST long path) *
12417 *         get table number from TOSA *
12418 *         read table pointer from MEMORY(x1000 + table number) *
12419 *         extract table bank from table pointer (bits 11..15) *
12420 *         extract table base from table ptr (bits 0..10 left justified) *
12421 *         add index (X) to base to point to requested table entry *
12422 *         write data on TOS to requested table entry *
12423 *       end *
12424 *
12425 * *****
12426 *
12427 OCTA SSTX        DSPL ADD            SP4A                            JSZ    TRP6 BXX3        NPRV    Get K / Set Bank=0, Trap If No Priv
12429 *
12430 OCTB            X            ADD        RH            00E6 UBA    ADDL        CTR            Get X Ready / Set Up To Read Table Ptr Reg
12432 OCTC                       DSPL    JSB    SSTL    ZERO    0200        ADDL        SPIB            Take Long Path If K=0 / Get %1000 Ready
12434 OCTD                                  ADD                   001F REGN    ANDL        BXX3            / Set Up Bank From Ptr Register
12436 OCTE                       0200 RH    ADDL                   FFEO REGN    ANDL            Get %1000+X Ready / Get Addr From Ptr Reg
12438 OCTF                                  ADD                   UBB    UBA    ADD            WRX3            / Start Write Of (Table Addr)+%1000+X
12440 OC80                                  ADD                              RA    ADD            POP            / POP Data To Write Off TOS
12442 OC81                                  ADD                                                  SREG    ADD            DATA            End Of Instr / Send Off The Write!
12444 *
12445 * *****
12446 *
12447 *   SST long path *
12448 *
12449 * If the SST instruction gets here, we know that K from the opcode *
12450 * is 0. In this case, we will pull the table number from TOS. *
12451 * We will then go to MEMORY to get the table pointer. (All pretty *
12452 * similar to what we did with the LST 0 case!) *
12453 *
12454 * *****
12455 *
12456 OC82            SSTL RREG SREG ADD            RH            EPOP    RA    SPIB    ADD            ROX3            Get %1000+X Ready / Start Read Of Table Ptr
12458 OC84                                  ADD                                                                                                                    POP Table # Off TOS / WAIT FOR READ
12460 OC86                                  JSZ                            PULM        SRL2    001F OPB    ANDL        BXX3            We Need 2 On TOS / Get Bank From Table Ptr
12462 OC85                                  ADD                                                                                                                    / Get Table Addr From Table Ptr
12464 OC86                                  ADD                                                                                                                    / Start Write To (Table Addr)+%1000+X
12466 OC87                                  ADD                                                  EPOP    RB    ADD                                  / POP Data To Write Off TOS
12468 OC88                                  ADD                                                  NEXT    SREG    ADD                                  DATA            End Of Instruction / Send Off The Write!

```



C.S.  
ADDR

Initialize System Table Registers Instruction

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

12471  
12472  
12473  
12474  
12475  
12476  
12477  
12478  
12479  
12480  
12481  
12482  
12483  
12484  
12485  
12486  
12487  
12488  
12489  
12490  
12491  
12492  
12493  
12494  
12495  
12496  
12497  
12498  
12499  
12501  
12503  
12505  
12507  
12509  
12511  
12513

```
*****
*
* ISTR (Initialize System Table Registers) Instruction
*
* OPCODE - %020104 ; %000015
* Available in version CX2603A and beyond
*
* This instruction copies the contents of absolute memory
* locations %1000 through %1017 to extended CPU registers
* XRB102 through XRB117. These CPU registers are then used as the
* table pointers for table numbers %0 through %17 by the LST and
* SST instructions.
*
* NOTE: The last line of this instruction is a trap to segment 1.
* This line was necessary when microcode handled the
* re-initialization of the table pointer registers. Now,
* however, on recovery from powerfail, the old LST/SST are
* used until an ENPF is executed, which automatically calls
* ISTR to insure that the table pointer registers are valid.
* Therefore, the last line of ISTR never gets executed and
* could be removed; however, I have grown rather fond of it
* and would be saddened to see it ruthlessly deleted
* without consideration for its feelings on the matter.
*
*****
OC89 ISTR 000F ADDL RH ADD BKK3
OC8A 0200 ADDL SP4A ADD
OC8B ADD ADD
OC8C ISR1 FFFF RH ADDL RH RH SP4A ADDL CTR ROX3
OC8D SREG ADD SREG ADD 00E6 RH ADD CTR
OC8E SREG JSB ISR1 NZRO OPB ADD REGN
OC8F ADD ADD JSL NEX1 F1
OC90 ADD ADD JSL ENP1 F2
OC91 ADD ADD JSL IR1 UNC
```

Get Index Var Ready / Set Bank = 0  
Get %1000 For Mem Reads  
Wait For SP4A To Become Valid  
Dec Index Var / Read Table Pointer @ Index  
Carry Index Along / Point CTR To Register  
Loop Until %0-%17 Done / Store Ptr In Reg  
/ End Of Instruction If Not Powerfail  
AND RETURN TO ENPF IF NEEDED.  
/ Trap To Segment 1 If Recover From PFail

12516  
12517  
12518  
12519  
12520  
12521  
12522  
12523  
12524  
12525  
12526  
12527  
12528  
12529  
12530  
12531  
12532  
12533  
12534  
12535  
12536  
12537  
12538  
12539  
12540  
12541  
12542  
12543  
12544  
12545  
12546  
12547  
12548  
12549  
12550  
12551  
12552  
12553  
12554  
12555  
12556  
12557  
12558  
12559  
12560  
12561  
12562  
12563  
12564  
12565  
12566  
12567  
12568  
12569  
12570  
12571

```
*****
*
* LST/SST & Performance enhancement retrofit.
* 10/25/85 ebd (Eric B. Decker) Microcode & Co.
* available in version CX2603A and beyond.
* This retrofit includes code to make the current level of microcode
* fully compatible with all versions of the operating system (MPE)
* back to but not including V/P (aka MPE IV with disc caching).
*
* When the system first powers up, all performance enhancements are
* disabled. The reason for this is primarily effected by LST/SST.
* There are multiple registers (in the register file) that the
* enhanced LST/SST uses that need to be set up prior to the first
* invocation of LST/SST. If this doesn't occur the system will die
* horribly. The new instruction ISTR is used by the operating system
* to set these registers up when they are stable and prior to first
* use of the instruction LST or SST.
*
* Other performance enhancements (namely the OS into microcode stuff)
* also make use of the values in these registers to get a tad more
* performance out of this tired old beast. So it also imperative
* that the LST/SST registers be set up prior to execution of any
* of these instructions. At this date of writing these additional
* instructions are ERON, ERXT, XGDB, MSTA, TIMR, and TMRQ.
*
* Not all of the above instructions require LST/SST to be set up.
* But to supply an encapsulation wall, we are disabling all of these
* instructions until the ENPF, enable performance enhancements.
* instruction is executed. This instruction should not be executed
* until all initialization needed is complete. This includes the
* execution of ISTR.
*
* ENPF currently does the following:
*
* 1) Changes the LUT entry for LST from the non-enhanced
* version to the enhanced version.
* 2) changes the LUT entry for SST (same as LST)
* 3) modifies the limit for doubleword instructions to enable
* performance (OS into microcode) instructions at %30 & up
* 4) sets %1220 bit 13 to on. This tells other routines that
* we are running Performance microcode. Zoooooom
* 5) Puts four words into the SysGlob Extension area, %21-%24
* The first three will be zero (reserved). The fourth word
* [%24] will have a bit set for every microcode routine
* [performance] that is implemented. Currently we have:
*
* LOCATION: SYSGLOB EXTENSION %24
* ERON bit 15
* ERXT 14
* XGDB 13
* TIMR 12
* TMRQ 11
* MSTA 10
* Reserved 0-9
*
*****
```

ENABLE PERFORMANCE INSTRUCTION

C. S. ADDR	***** ALU A *****							***** ALU B *****					COMMENT		
	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR		SPEC	SKIP
12573	OC92	ENPF		ADD			SF2		JSL	ISTR				UNC	GO SET UP SYSGLOB CACHE FIRST
12575															FLAG2 IS SET SO WE RETURN HERE
12576	OC93	ENP1		JSZ	PSM2		SRG5		ADD						MAKE ROOM FOR TWO TOS ENTRIES IF FULL
12578															THIS IS WHERE ISTR RETURNS TO
12579	OC94			ADD				003B	ADDL			CTR			POINT CTR AT LUT PARITY OFF
12581	OC95			ADD		REGN			BNKP	ADD		BKX3			DISABLE LUT PARITY
12583															BKX3 (- BNKP NO WRP BUT WRX3
12584	OC96		P	ADD			WRX3	3000	ADDL						GET BNKP AND P (2ND WRD OF CUR INST)
12586															PUT LST INSTR ON UBB FOR NEXT LINE
12587	OC97			UBB	ADD		DATA	0038	ADDL			CTR			STUFF OUT THE LST INST AT 2ND WORD
12589															POINT REGN AT LUTO
12590	OC98		LSTX	ADDL	LBL	SP4A			P	ADD				RONP	GET LSTX LABEL TO SP4A FOR GTPR CALL
12592															GET LST INTO NIR TO ADDRESS LUT (@P)
12593	OC99			JSB	GTPR		UNC		ADD						CALL GTPR TO CALC PARITY
12595	OC9A		SPOA	ADD		RH			OPB	ADD					STASH THE RESULTANT PARITY
12597															AND MAKE SURE NIR IS VALID
12598	OC9B			LUTO	ADD	SP4A			JSB	GTPR				UNC	GET THE FIRST HALF OF THE LUT FOR PAR
12600															GO CALC PARITY ON IT
12601	OC9C		SPOA	RH	XOR	RH			ADD						CALC COMPOSITE PARITY IF 1 CHANGE
12603	OC9D			LUT1	ADD	SP4A		LSTX	ADDL	LBL					GET THE PART WITH THE PARITY BIT
12605															GET THE ADDRESS OF THE NEW PART
12606	OC9E			UBB	ADD	REGN	WRX3		ADD					ICTR	STASH THE NEW LABEL IN THE LUT
12608															BUMP CTR SO IT POINTS TO LUT1
12609	OC9F		RH	ADD			ZERO	0010	ADDL						CHECK FOR ZERO IF SO NO PAR MOD
12611															GET A WORD WITH BIT 27 SET (PARITY)
12612	OCA0		UBB	SP4A	XOR	REGN	WRX3		ADD						FLIP THE PARITY BIT AND STASH IN LUT
12614			*												
12615			*												
12616			*												
12617			*												
12618			*												
12619			*												
12620			*												
12621			*												
12622	OCA1			P	ADD		WRX3	30D0	ADDL						POINT AT THE MEM CELL BEING USED
12624															PUT A SST 0 INSTR ON UBB FOR NXT LNE
12625	OCA2			UBB	ADD		DATA	0038	ADDL			CTR			WRITE THE SST 0 INSTR OUT
12627															RESET CTR BACK TO LUTO
12628	OCA3		SSTX	ADDL	LBL	SP4A			P	ADD				RONP	PUT NEW LUT VALUE IN PARM FOR GTPR
12630															MAKE NIR PNT AT THE SST LUT ENTRY
12631															GET FETCH NIR FOR LUT POINTER
12632	OCA4			JSB	GTPR		UNC		ADD						GO CALC PARITY ON NEW LUT ENTRY
12634	OCA5		SPOA	ADD		RH			OPB	ADD					STASH RESULT PARITY IN SAFE PLACE
12636															ALSO MAKE SURE NIR IS VALID
12637	OCA6			LUTO	ADD	SP4A			JSB	GTPR				UNC	GET THE OLD LUT ENTRY
12639															GO CALC PARITY ON IT
12640	OCA7			SPOA	RH	XOR	RH		ADD						IF 0 NO PAR CHANGE, 1 YEP CHANGE PAR
12642	OCA8			LUT1	ADD	SP4A		SSTX	ADDL	LBL					GET THE LUT ENTRY WITH PARITY SAFE
12644															GET WHAT TO MAKE THE FIRST LUT ENTRY
12645	OCA9			UBB	ADD	REGN	WRX3		ADD						STASH THE NEW VALUE INTO THE LUT
12647															AND BUMP CTR TO LUT1 FOR NXT IF PAR
12648	OCAA		RH	ADD			ZERO	0010	ADDL						CHECK FOR ZERO IF SO NO PARITY MOD
12650															GET THE BIT TO CHANGE FOR PARITY SW
12651	OCA8		UBB	SP4A	XOR	REGN	WRX3	0027	ADDL			CTR			SWITCH PARITY AND PUT BACK INTO LUT
12653															POINT CTR AT WCS PARITY DISABLE

C. S.	ENPF cont	ALU A	ALU B	COMMENT										
ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP
12655														
12656														
12657														
12658														
12659														
12660														
12661														
12662														
12663	OCAC		P	ADD				WRX3	000E			ADDL		
12665	OCAD		UBB	ADD				DATA	CLKX			ADDL	LBL	
12668	OCAE		UBB	ADD				WRX3				ADD		
12671	OCAF			ADD				REGN	RAR	003B		ADDL		CTR
12673														
12674	OCB0			ADD								ADD		
12676	OCB1			JSB	**2			MEDJ				REGN	ADD	RSB
12678														
12679	OCB2			ADD								ADD		
12681	OCB3			ADD								SREG	ADD	RH
12683														
12684	OCB4			ADD								UBB	ADD	LSR
12686														
12687	OCB5		1FFF	UBB	ANDL			SP4A				JSB	GTPR	UNC
12689														
12690	OCB6		SP0A	ADD				RH		C001	RH	ANDL		SP1B
12692														
12693	OCB7		001D	ADDL				SP4A				JSB	GTPR	UNC
12695														
12696	OCB8		SP0A	RH	XOR			RH		001D		ADDL		
12698														
12699	OCB9		UBB	ADD	LSL					0023		ADDL		CTR
12701														
12702	OCBA		CLKX	ADDL	LBL	SP4A		UBA	SP1B	IOR		SP1B		
12704														
12705	OCBB		0001	UBB	XORL							RH	ADD	ZERO
12707														
12708	OCBC		SP4A	ADD				WRX3	UBA			ADD		SP1B
12710														
12711	OCBD			ADD				RAR				ADD		RH EPSH
12713														
12714														
12715	OCBE		SP1B	ADD				REGN	WRX3			ADD		
12716	OCBF			ADD								ADD		
12718	OCBO			JSB	**1			MEDJ				ADD		RSB
12720														
12722														
12723														

POINT AT WHERE TO RESTORE THE INST  
THE DATA TO PUT BACK (ENPF INST.)  
REPLACE THE ORIGINAL INST. (SP)  
PUT THE ADDR OF WHERE TO CHANGE OUT  
STICK YREGA WITH THE ADDRESS  
KICK WCS PARITY OFF ON \*\*3  
POINT CTR (REGN) ON WCS3 FOR READS  
WAIT FOR A BIT. NEW CTR VALUE RESTS  
BEATS ME. A STRANGE INCONTATION TO  
GET THE WCS READ SET UP  
THIS IS WHERE THE READ STUFF GOES.  
HOLD THE DATA AND GRAB IT INTO A REG  
WE CAN USE.  
GET RID OF PARITY. WE WANT THE  
CONSTANT FIELD BY ITSELF.  
STRIP TOP TWO BITS OF WCS3 AND STASH  
FOR GTPR. THEN CALL THE BEAST  
STASH THE PARITY RESULT IN SAFE PLACE  
ALSO GET THE BITS THAT STAY  
CALC PARITY ON NEW VALUE  
AND OF COURSE MUST CALL THE ROUTINE  
PRODUCE WHETHER PARITY NEEDS CHANGING  
GET THE NEW VALUE TO STICK OUT  
POSITION DATUM PROPERLY  
POINT AT WCS3 FOR WRITES  
GET ADDRESS OF WCS TO CHANGE  
COMBINE THE DATA TO GET REAL STUFF  
BUILD FLIPPED PARITY VERSION IN CASE  
CHECK TO SEE IF WE SHOULD FLIP PARITY  
STASH THE ADDRESS IN YREGA  
IF NOT KILLED BY PREV LINE STASH  
NOW GET IT INTO RAR  
STACK WILL HAVE ONE MORE ITEM  
ZERO WHAT WILL BE TOS-1  
WAIT FOR THINGS TO SETTLE DOWN  
AND STASH OUT IN WCS  
WAIT FOR THINGS TO SETTLE DOWN  
JSB OVERRIDES RSB  
RSB FORCES RAR ON VBUS DURING RANK 1  
THIS SURE IS RANK ISN'T IT.

PAGE 255  
RECORD  
NO

ENPF cont.

10/ 2/86 9:27 AM

C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
12725															*
12726															* WCS SHOULD NOW BE WRITTEN. LETS MODIFY %1220 TO TELL THE S/W
12727															* THAT WE ARE RUNNING PERFORMANCE MICROCODE WHEN THAT IS DONE SET
12728															* UP THE SYSGLOB EXTENSION AREA TO TELL WHICH ROUTINES ARE PRESENT
12729															*
12730	OCC1		0290		ADDL					ADD			BKX3	EPSH	PREPARE TO ADDRESS BANK 0, ABS %1220
12732															ZERO BKX3 TO GET BANK 0
12733															AT NEXT HAVE TWO MORE WORDS ON STACK
12734	OCC2		UBA		ADD		ROX3		P	INC		P	RONP		GO GET THE MONSTER (%1220)
12736															BUMP P TO POINT CORRECT AND GET NIR
12737	OCC3		0004		ADDL			003A		ADDL			CTR		GET A WORD WITH JUST BIT 13 SET
12739															AND WAIT FOR THE READ TO HAPPEN
12740															POINT AT 3A TO TURN LUT PARITY ON
12741	OCC4		UBA	OPA	IOR		DATA	02FF		ADDL					AND SEND THE WORD WITH BIT 13 BACK
12743															UBA <- PTR TO SYSGLOB EXT AREA
12744	OCC5				ADD		REGN			UBB	ADD			ROX3	TURN LUT PARITY BACK ON!
12746															READ SYSGLOB EXT BASE INTO OPB
12747	OCC6				ADD			0211		ADDL					UBB <- OFFSET TO XP FEATURE MASK WD1
12749	OCC7				ADD			UBB	OPB	ADD				WRX3	SET UP TO WRITE INTO XP FEATURE MASK
12751	OCC8				ADD					ADD				DATA	CLEAR WORD 1
12753	OCC9				ADD					ADD				DATA	CLEAR WORD 2
12755															*
12756															* The A side of the next line determines what we tell the software
12757															* we have implemented. Currently set to 3F says we have set up
12758															* ERON,ERXT,XGDB,TIMR,TMRQ, and MSTA. If more routines are added,
12759															* this number will have to be changed accordingly.
12760															*
12761	OCCA		003F		ADDL					ADD				DATA	UBA <- MASK THAT ENABLES ERON,ERXT,XGDB
12763															TIMR,TMRQ and MSTA
12764															CLEAR WORD 3
12765	OCCB				ADD			UBA		ADD				DATA	WORD 4 <- MASK
12767	OCCC				ADD					ADD				NEXT	GO TO THE NEXT INSTRUCTION

12770  
12771  
12772  
12773  
12774  
12775  
12776  
12777  
12778  
12779  
12780  
12781  
12782  
12783  
12784  
12785  
12786  
12787  
12788  
12789  
12790  
12791  
12792  
12793  
12794  
12796  
12797  
12799  
12801  
12803  
12805  
12807  
12808  
12810  
12812  
12814  
12815  
12817

```

***** ALU A ***** ***** ALU B *****
LST (Load from system table) Instruction
Slow version - non-enhanced
This is the original version of LST/SST. It is the non-perf
enhanced version. It is here for backward compatibility. See
ENPF (LSTRETRO LST retrofit), LSTX, and SSTX for details.
A system that does not do the right things will fall if the new
LST/SST instructions are executed (note other performance inst
also make use of the LST/SST registers). To avoid this the old
version of the instruction is executed until the Operating Sys
tells the microcode that it is okay. This makes all this stuff
backward compatible. The older versions of the Operating Sys
don't know about the new instruction ENPF (which tells us it
is okay) so it can't tell us it is okay.
*****
$LUT INSTR=LST:0 011 000 000 00.DSPL=4,SR=0,ENTRY=LST
OCCD LST DSPL ADD SP4A NZRO JSZ TRP6 BKK3 NPRV Skip if K <> 0; BKK3 := 0, trap if NPRV
OCCE RA JSZ PULM SRZ 0200 ADDL SP3B UBA := (S), pull TOS if K = 0 and SR = 0;
SP3B := UBB := %1000
OCCF X UBB ADD RH UBB UBA ADD ROX3 RH := X + %1000; Read ((S) + %1000)
OCDO DSPL ADD ZERO RREG SP4A ADD ROX3 :READ (K+%1000)
OCD1 JSB LST5 UNC 001F OPB ANDL BKK3 JMP IF K<>0 ;BKK3=TABLE BANK (CSTX)
OCD2 DSPL ADD NZRO FFEO SREG ANDL Skip if K <> 0; Mask to address on UBB (CSTX)
OCD3 JSB LST0 UNC RH UBB ADD ROA3 JSB if K = 0;
Read (X + %1000 + ((S) + %1000)) (CSTX)
OCD4 LST5 ADD 001F OPB ANDL BKK3 Read (X + %1000 + (S) + %1000)) (CSTX)
OCD5 ADD FFEO SREG ANDL :MASK TO BANK IN BKK3 (CSTX)
OCD6 JSZ PSHM SR7 RH UBB ADD ROA3 JSB if SR = 7;
Read (X + %1000 + (K + %1000)) (CSTX)
OCD7 OPA ADD RA EPSH JSL LWP2 UNC Push: JSB (@ #LWP2; RH := OPA, CCA) (CSTX)
OCD8 LST0 OPA ADD RA CCA ADD LWP2 NEXT (S) := OPA, CCA; NEXT (CSTX)

```







PAGE 259  
RECORD

Cylon - Cycle register Instruction

10/ 2/86 9:27 AM

NO	C.S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
12890	OCEB	CYCL	RA		JSZ	PULM	SRZ	003C	ADDL		CTR					GET THE VALUE TO PUT THERE. GET IT
12892																IF NEEDED. PNT CTR AT PERF REGISTER
12893	OCEC	UBA			ADD		WRX3	P	INC		P		RONP			GET NEW PERF VALUE INTO YREGA
12895																BUMP P AND GET NEXT INST. IN NIR
12896	OCED				ADD		REGN	EPOP	003D	ADDL		CTR				OKAY STICK IT OUT INTO THE PERF REG
12898																REMOVE THE DATA FROM THE STACK
12899	OCEE				ADD		REGN		ADD							POINT CTR AT THE DISPLAY PERF LOC
12900																MAKE SURE DISPLAYING PERF REG
12902		*														
12903		*														
12904		*														
12905	OCEF	NCYC			ADD			003E	ADDL		CTR					POINT AT DISP CIR
12907	OCF0				ADD		REGN		JSL		NEX1					KICK SO CIR DISPLAYS
12909	OCF1				ADD				ADD							NOP to keep system happy
12911	OCF2				ADD				ADD							NOP to keep system happy

Double Word CPU %020104 Decode

C.S.		***** ALU A *****										***** ALU B *****										COMMENT
ADDR	NO	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP							
12916		%0D00																				
12917		*****																				
12918		* Look up routine for machine dependent instructions *																				
12919		* Entered from #MBLA with privileged mode already checked. *																				
12920		* *																				
12921		* *																				
12922		* WARNING: If you add instructions at the end of the table be sure *																				
12923		* to change ENPF so it enables them. Otherwise you can not execute *																				
12924		* them. The constant embeded at CLKX should not be changed. *																				
12925		* *																				
12926		*****																				
12927		* *																				
12928	OD00	CLKI	0015	ADDL		SP4A		CTAB	OPB	ADDL	LBL						SP4A := %21, {addr of LR};					
12930																	UBB := indexed entry into jump table					
12931	OD01		UBB	ADD		WRX3	0019	ADDL	CTR								YRGA := table entry;					
12933																	CTR := DCUSTORE {for CNTL 'B' instr}					
12934	OD02			ADD		SPOA	RAR	ADD	CRF								SPOA := parameter := 0, RAR := YRGA					
12936																	Clear RFLAG for regn usage in eron (2553)					
12937	OD03	CLKX	SP4A	ADD		ROX3	0010	OPB	SUBL								Read LR: Skip if 2nd word is <= %20 (2553)					
12939																	ADDED LABEL CLKX FOR ENPR MOD (2553)					
12940																	NOTE: 20 GETS CHANGED BY ENPF (2553)					
12941	OD04	UBA	CAD			RH	RSB	JSZ	TRAP								RH := %20, vector through jump table:					
12943																	Unimplemented instructions > %57 (2553)					

RECORD NO	C S ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
12945																
12946																
12947																
12948																
12949																
12950																
12951	0D05	CTAB	OPA	JSB	RCCR		UNC	UBA		CAD				ROX3		0.) READ CLOCK instruction, UBA := LR; Read TR
12953																
12954	0D06		OPA	JSB	SCLR		UNC	UBA		CAD				ROX3		1.) SET CLOCK instruction, UBA := LR; Read TR
12956																
12957	0D07		FF7F	XR15	ANDL			XR15		JSB	NEX1				UNC	2.) TOFF instruction, clear bit 8; Read next instruction
12959																
12960	0D08			JSB	TON		UNC		P	INC		P		RONP		3.) TON instruction; Read next instruction
12962																
12963	0D09		0003		ADDL			SP4A		JSL	MCMD				UNC	4.) MESSAGE COMMAND instruction, SP4A := 3 (number of TOS required)
12965																
12966	0D0A		1000		ADDL			SP4A		JSL	FLSH	BKX5			UNC	5.) FLUSH instruction, SP4A := !1000, BKX5 := 0
12968																
12969	0D0B				ADD					JSL	MLOG				UNC	6.) Microcode Logging instruction
12971	0D0C				ADD					JSL	CCPP				UNC	7.) Communicate w/Channel Program Processor
12973	0D0D				ADD				P	JSL	SINC	P			UNC	10.) SINC instruction, P := P + 1
12975	0D0E				ADD					JSL	SBF				UNC	11.) Set Bounds Flag (PRIV bounds checking)
12977	0D0F				ADD					JSL	SBL				UNC	12.) Set Bounds Limit (PRIV bounds checking)
12979	0D10				ADD					JSL	DDE				UNC	13.) Enable/Disable CNL 'B'
12981	0D11				ADD					JSL	RDCU				UNC	14.) Read DCU log instruction
12983	0D12				ADD			SF1		JSL	ISTR				UNC	15.) Initialize System Table Registers(2553)
12985	0D13				ADD			CF1		JSL	ENPF				UNC	16.) Enable Performance (2553)
12987	0D14				ADD					JSL	CYCL				UNC	17.) Cylon - Cycle Perf Reg. (RTOC on 37)
12989	0D15				ADD					JSL	NCYC				UNC	20.) Turn off Cylon. (WTOC on 37)
12991	0D16				ADD					JSZ	TRP				UNC	21.) Unimplemented instruction (PFL on 37)
12993	0D17				ADD					JSZ	TRP				UNC	22.) Unimplemented instr. [FIRMVER on 37]
12995	0D18				ADD					JSZ	TRP				UNC	23.) Unimplemented instruction (OSSIG on 37)
12997	0D19				ADD					JSZ	TRP				UNC	24.) Reserved for non-68 expansion...
12999	0D1A				ADD					JSZ	TRP				UNC	25.) Reserved for non-68 expansion...
13001	0D1B				ADD					JSZ	TRP				UNC	26.) Reserved for non-68 expansion...
13003	0D1C				ADD					JSZ	TRP				UNC	27.) Reserved for non-68 expansion...
13005	0D1D				ADD					JSL	ERON				UNC	30.) Erroron routine for MPE (2553)
13007	0D1E				ADD					JSL	ERXT				UNC	31.) Errorexit routine for MPE (2553)
13009	0D1F		0005		ADDL			SPOA		JSL	YGDB	BKX3			UNC	32.) ExchangeDB routine for MPE (2553)
13011	0D20				ADD					JSL	TIMR				UNC	33.) TIMER routine for MPE (2553)
13013	0D21		0004		ADDL			RH		JSL	TMRQ				UNC	34.) TIMEREQ routine for MPE (2553)
13015	0D22				INC			CCA		JSL	MSTA	BKX3			UNC	35.) MMStat routine for MPE (2553)
13017	0D23				ADD					ADD						Nop to keep the cpu happy
13019	0D24				ADD					ADD						Nop to keep the cpu happy

		Clock Instructions														
		***** ALU A *****					***** ALU B *****									
C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
13024		%DD40														
13025		*****														
13026		* Clock Instructions *														
13027		*****														
13028		*														
13029	OD40	TON	0080	XR15	IORL		XR15				ADD					SET TON;
13031	OD41			STA	ADD	LSL		POS			ADD					SKIP IF INT IS OFF
13033	OD42			XR15	JSZ	CSNC		NEG			ADD					SERVICE INTERRUPTS
13035	OD43				ADD			NEXT			ADD					NEXT
13037	OD41	RCCR			ADD				UBA	XR31	JSZ	PSHM	SP3B		SR7	: SP3B:=UBB:=LR + CR, EMPTY RG IF SR = 7
13039	OD45				ADD			UNC	UBB	OPB	ADD		RH		EPSH	JSB; NEW (S):=(LR + CR) + TR, EPSH
13041	OD46	SCLR			ADD				UBA	XR31	JSZ	PULM	SP3B		SRZ	: SP3B:-UBB:=LR + CR, FILL RA IF SR = 0
13043	OD47			SP4A	ADD			WRX3	UBB	OPB	ADD				DATA	ADDR OF LR; TR:=(LR + CR) + TR
13045	OD48			RA	JSB			NEX1	DATA		RA	SUB			XR31	JSB; LR:=(S); CR:=(S), EPOP
13047	OD49	NEX1			JSZ			NOP	UNC			P			P	WAIT TWO CLOCKS FOR NEXT;
13049																P:=P + 1, READ NEXT INSTRUCTION
13050	OD4A	SINC		UBB	ADD			RONP		SP4A	INC				ROA3	READ NEXT INSTRUCTION; READ STAT
13052	OD4B		0007		ADDL		SP4A		8000		ADDL				RH	SP4A:=MASK TO SET DINTFF;
13054																RH:=UBB:=BIT 0 MASK
13055	OD4C			STA	ADD	LSL		POS	UBB	OPB	IOR				DATA	SKIP IF INTERRUPTS ARE OFF;
13057																(STAT) := I800 IOR (STAT)
13058	OD4D				JSZ	INT9		SF2	8C01		ADDL				SP1B	SERVICE INTERRUPT IF INTERRUPTS ON, SF2 FOR
13060																#INT9;
13061																SP1B:=EXTERNAL LABEL
13062	OD4E		RH	XR15	IOR		XR15	NEXT		SP4A	ADD				CCPX	SET SINCBIT, NEXT; SET DINTFF
13064	OD4F				ADD						ADD					NOP to keep system happy
13066	OD50				ADD						ADD					NOP to keep system happy

ERON Commentary

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

13071 %OD80
13072 "*****
13073 "
13074 "      ERON - REPLACEMENT FOR THE MPE PROCEDURE ERRORON
13075 "
13076 "      Macro-assembly code: %020104,%000030 (doubleword op)
13077 "      available in version CX2603A and beyond
13078 "
13079 "      This microcode routine replaces the MPE procedure ERRORON,
13080 "      which turns off traps, and if the caller is not a system
13081 "      routine increments the procedure's error level count, clearing
13082 "      that error level and possibly the one above it.  If the count
13083 "      exceeds six the counter is still incremented every call, but
13084 "      that's all - the [non-existent] levels above 6 are not cleared.
13085 "
13086 "      This routine hard-codes the offsets of all the locations it
13087 "      uses as they are defined in U-MIT, specifically:
13088 "
13089 "      Current PCB number in absolute(4)
13090 "      Sysglob entry for start of PCBs in LST 3
13091 "      Pointer to the PFXFIXED area in (DL-2)
13092 "      Errorlevel, followed by 6 error words, at PFXFIXED+35
13093 "      System code bit for process at offset PCB+3(1:1)
13094 "      Process type bit for process at offset PCB+9(6:1)
13095 "
13096 "      -----***** WARNING *****-----
13097 "      | IF ANY OF THE OFFSETS OR BIT POSITIONS USED BY THIS CODE |
13098 "      | SHOULD CHANGE IN FUTURE VERSIONS OF MPE THIS CODE MUST |
13099 "      | BE MODIFIED OR IT WILL CEASE TO WORK PROPERLY. |
13100 "      -----
13101 "
13102 "      This routine also makes use of the enhanced LST/SST code,
13103 "      assuming the value for LST 3 to be in XRB105 (IE9).
13104 "
13105 "      The original source in SPL which this is taken from is
13106 "      defined in the module CHECKER, and is as follows:
13107 "
13108 "      <<RUN TIME (ABORT) ERRORS.
13109 "      - INCREMENT ERROR LEVEL
13110 "      - CLEAR ERROR WORD >>
13111 "
13112 "      << >>
13113 "      PROCEDURE ERRORON:
13114 "      OPTION PRIVILEGED,UNCALLABLE;
13115 "      BEGIN
13116 "          EQUATE CPCB=4,
13117 "                SVXL=9,
13118 "                SVSL=3;
13119 "          DEFINE SVSF=(11:1)#;
13120 "          DEFINE SVXF=(6:1)#;
13121 "          DEFINE TRAPFLD=(2:1)#;
13122 "          DEFINE PCBPT = CURPRC#;
13123 "          INTEGER PFXFIXEDLOC;
13124 "          LOGICAL STATUS=Q-1;
13125 "          INTEGER INDEX;
13126 "          << >>
13126 "          STATUS.TRAPFLD:=0;          <<TURN OFF TRAPS>>

```

```

13127 * IF PROCSTATE .SYSTEMPROCFLAG THEN RETURN; *
13128 * PFXFIXED; *
13129 * TOS:=PFXKERRLEVEL; *
13130 * IF = THEN STKINFO:INSYSTEMFLAG := 1; *
13131 * TOS := TOS+1; *
13132 * ASSEMBLE(DUP,DUP); *
13133 * PFXKERRLEVEL:=TOS; *
13134 * INDEX:=TOS; *
13135 * TOS:=TOS-6; *
13136 * IF > THEN RETURN; *
13137 * IF < THEN *
13138 * BEGIN PFXINTRERR:=0; <<uses index>> *
13139 * INDEX:=INDEX+1; *
13140 * END; *
13141 * PFXINTRERR:=0; *
13142 * *
13143 * END; *
13144 * *
13145 * Where the previously defined objects are: *
13146 * LOGICAL POINTER *
13147 * LPCB=3; !SYSGLOB ENTRY # OF START OF PCB *
13148 * DEFINE *
13149 * CURPRC=ABSOLUTE(4)#; !FIXED LOWMEM# OF CURRENT PCB *
13150 * EQUATE *
13151 * STKINFOWORDNUM=3; !STACK DST NUMBER *
13152 * DEFINE *
13153 * STKINFO=LPCB(PCBPT+STKINFOWORDNUM)#; *
13154 * DEFINE *
13155 * INSYSTEMFLAG=(1:1)#; !IF EXECUTING SYSTEM CODE *
13156 * EQUATE *
13157 * PROCSTATEWORDNUM=9; *
13158 * DEFINE *
13159 * PROCSTATE=LPCB(PCBPT+PROCSTATEWORDNUM)#; *
13160 * DEFINE *
13161 * SYSTEMPROCFLAG=(6:1)#; !SYSTEM PROCESS TYPE *
13162 * INTEGER *
13163 * SO=S-0; *
13164 * ARRAY *
13165 * QARRAY[*] = Q+0; *
13166 * INTEGER ARRAY *
13167 * QAM2[*] = Q-2; *
13168 * ARRAY *
13169 * QP35[*] = QARRAY+35; *
13170 * DEFINE *
13171 * PFXFIXED=PUSH(Q,DL); *
13172 * << TOS = DL - Q >> *
13173 * PFXFIXEDLOC := TOS-QAM2(SO)#; *
13174 * << (DL-Q) - contents of (DL-2) >> *
13175 * DEFINE *
13176 * PFXKERRLEVEL=QP35(PFXFIXEDLOC)#; *
13177 * PFXINTRERR=QP35(PFXFIXEDLOC+INDEX)#; *
13178 * <<INDEX must be defined in process>> *
13179 * <<INDEX must start at 1>> *
13180 * *

```

NO	C. S. ADDR	ERON Instruction										COMMENT				
		LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC		SFNC	STOR	SPEC	SKIP
13182	OD80	ERON		P	INC					RONP	00E9		ADDL		CTR	Read next instruction into NIR
13184																Set up for LST 3
13185	OD81		0004		ADDL										BKX3	Set up for CPCB read (absolute 4)
13187																Use bank zero for absolute read
13188	OD82		UBA		ADD					ROX3	FFEO	REGN	ANDL			Read CPCB (absolute 4) into OPA
13190																Partial offset for LST 3
13191	OD83		0209	UBB	ADDL						001F	REGN	ANDL		BKX3	Get final offset for LST 3
13193																Get the bank number from the LST 3
13194	OD84		UBA	OPA	ADD		RH	ROB3	FFFF	Q			ADDL			Get PROCSTATE=*(LST 3)+ *(abs4)+1209)
13196																Get pointer to status (Q-1) to mask
13197	OD85		UBB		ADD			ROS		P			INC		P	Read the status to mask user traps
13199																Increment P so it points to next inst.
13200	OD86		DFFF		ADDL				0200	OPB		ANDL				ZERO
13202																Mask for user trap enable status off
13203	OD87		UBA	OPA	AND				FFFE	DL		ADDL				NEXT
13205																Test PROCSTATE SYSTEMPROCFLAG bit
13206																Write masked status back out
13207																Get DL-2, return if system process
13208	OD88		FFFA		ADDL				UBB			ADD				ROAS
13210																Get {-6} for STKINFO address calcs
13211	OD89		0023	DL	ADDL			RH	UBA			ADD				ROX3
13213																Read (DL-2) for ERRORLEVEL computation
13214	OD8A		UBA	OPA	SUB		RH	ROBS				ADD				Get DL+123 as part of ERRORLEVEL addr
13216																Read STKINFO into OPB for flag set
13217	OD8B				ADD				4000	OPB		IORL				SP1B
13219																Set STKINFO.INSYSTEMFLAG, but we will
13220	OD8C				ADD					OPB		ADD				SP3B
13222																NZRO
13223	OD8D			UBB	INC					DATA		SP1B	ADD			DATA
13225																Increment ERRORLEVEL and write it out
13226																Write modified STKINFO if ERRORLEVEL=0
13227	OD8E		FFF9	UBA	ADDL			RH	UBA			ADD				WRS
13229																Compute (orig ERRORLEVEL)-6 for tests
13230	OD8F		UBA		ADD					NEG		UBA	INC			POS
13232																Set up for PFXINTRERR writes-indexed
13233	OD90				ADD											DATA
13235																Test ERRORLEVEL > 6, skip next if false
13236	OD91				ADD											ADD
13238																DATA
																NEXT

\*\*\* The next 8 lines are very dependent on each other and should \*\*\*  
 \*\*\* NOT be modified without careful study, especially the reads \*\*\*

\*\*\* end of heavily dependent code... \*\*\*

Always clear one PFXINTRERR inc ptr  
 and then return from routine

```

13240 *****
13241 *
13242 *           ERXT - REPLACEMENT FOR THE MPE PROCEDURE ERROREXIT
13243 *
13244 *           Macro-assembly code: X020104,X000031 (doubleword op)
13245 *           available in verion CX2603A and beyond
13246 *
13247 *           This microcode routine replaces the MPE procedure
13248 *           ERROREXIT. All the offsets to the locations used by this
13249 *           routine and the different bit positions accessed by it, are
13250 *           hard coded as they are defined in U-MIT.
13251 *           The routine is built on top of the new LST/SST instruc-
13252 *           tions which store the first 16 table pointers in the extended
13253 *           registers IE6 through IF5.
13254 *
13255 * -----***** WARNING *****-----
13256 * | IF ANY OF THE OFFSETS OR BIT POSITIONS USED BY THIS CODE
13257 * | SHOULD CHANGE IN FUTURE VERSIONS OF MPE THIS CODE MUST
13258 * | BE MODIFIED OR IT WILL CEASE TO WORK PROPERLY.
13259 * -----*****
13260 *
13261 *           The original SPL source code, as defined in the module
13262 *           CHECKER is as follows :
13263 *
13264 *           <<RUN TIME (ABORT) ERRORS.
13265 *           IF STOV FLAG SET THEN ABORT
13266 *           IF ERROR LEVEL <=1
13267 *           IF INTRINSIC #=#99 THEN IGNORE CARRY AND NO ABORT
13268 *           IF ERRWORD<>0 THEN (ERROR)
13269 *           -INSERT ERRWORD
13270 *           -IF INTRINSIC #=#0 DO NOT ABORT
13271 *           -IF ERROR LEVEL <=0 THEN ABORT
13272 *           RESET Q :=Q-DELTAQ
13273 *           CARRY BIT IN STATUS: = 1 IF ERROR
13274 *           = 0 IF NO ERROR
13275 *           DECREMENT ERROR LEVEL
13276 *           EXIT THROUGH THIS PREVIOUS STACK MARKER
13277 *           USING PARAMETER COUNT (N)
13278 *
13279 *           INTRINEXIT.(0:10) = INTRINSIC ERROR #
13280 *           (10:6) = PARAMETER COUNT (N)
13281 *           ERRWORD.(0:8) = PARAMETER
13282 *           (8) = ERROR BYTE
13283 *           PARAM = ADDITIONAL INFO IF ABORT OCCURS  >>
13284 *
13285 * PROCEDURE ERROREXIT (INTRINEXIT,ERRWORD,PARAM);
13286 * VALUE INTRINEXIT,ERRWORD,PARAM;
13287 * LOGICAL INTRINEXIT,ERRWORD,PARAM;
13288 * OPTION PRIVILEGED,UNCALLABLE;
13289 * BEGIN
13290 *     EQUATE TYPE=1, MARK=2, MODE=[8/MARK,8/TYPE];
13291 *     EQUATE SOTYPE=0, SOCODE=20, SOMODE=[8/MARK,8/SOTYPE];
13292 *     EQUATE CPCB=4,
13293 *           SVSL=3,
13294 *           SVXL=9,
13295 *           STOVL=9;

```





ERXT Commentary

C.S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

13352 *          INDEX:=TOS+1; *
13353 *          PXFXINTERR:=TOS; <<PUT ERROR WORD>> *
13354 *          ASSEMBLE(TEST); *
13355 *          IF > THEN GOTO CONT; <<NESTED ERROR>> *
13356 *          IF INTRINEXIT IFLD=0 THEN GOTO CONT; *
13357 *          ABORT(MODE INTRINEXIT.PARAM); *
13358 *          CONT: TOS:=X031400; <<EXIT INSTRUCTION>> *
13359 *          TOS:=TOS LOR INTRINEXIT.NFLD; *
13360 *          TOS:=KARRY; *
13361 *          TOS:=INTRINEXIT IFLD; *
13362 *          ASSEMBLE(SED 0); *
13363 *          PUSH(Q); *
13364 *          TOS:=DELTAQ; *
13365 *          TOS:=TOS-TOS; *
13366 *          SET(Q); *
13367 *          IF TOS=99 THEN DEL ELSE STATUS.CFLD:=TOS; *
13368 *          ASSEMBLE(XEQ 0); << EXIT N >> *
13369 *          HELP; <<DEBUG LINKING CALL>> *
13370 *          END; *
13371 * *
13372 *          where : *
13373 * *
13374 *          Current PCB number in absolute[4] *
13375 *          Sysglob entry for start of PCB's in LST 3 *
13376 *          Pointer to PXFIXED in [DL-2] *
13377 *          Errorlevel at PXFIXED+35 *
13378 *          Stack information for process at offset PCB+3 *
13379 *          Process state information for process at offset PCB+9 *
13380 *          Abort information for process at offset PCB+0 *
13381 * *
13382 *          IDENTIFIER CLASS TYPE ADDRESS *
13383 * *
13384 *          CFLD DEFINE (5:1) *
13385 *          CONT LABEL PB+165 *
13386 *          CONTX LABEL PB+134 *
13387 *          CPCB EQUATE VALUE=%4 *
13388 *          DELTAQ SIMP_VAR LOGICAL Q+000 *
13389 *          ERRWORD SIMP_VAR LOGICAL Q-005 *
13390 *          IFLD DEFINE (0:10) *
13391 *          INDEX SIMP_VAR INTEGER Q+002 *
13392 *          INTRINEXIT SIMP_VAR LOGICAL Q-006 *
13393 *          KARRY SIMP_VAR INTEGER Q+004 *
13394 *          MARK EQUATE VALUE=%2 *
13395 *          MODE EQUATE VALUE=%1001 *
13396 *          NFLD DEFINE (10:6) *
13397 *          PARAM SIMP_VAR LOGICAL Q-004 *
13398 *          PCBPT SIMP_VAR INTEGER Q+003 *
13399 *          PXFIXEDLOC SIMP_VAR INTEGER Q+001 *
13400 *          QARRAY ARRAY Q+000 *
13401 *          SICODE EQUATE VALUE=%24 *
13402 *          SOMODE EQUATE VALUE=%1000 *
13403 *          SOTYPE EQUATE VALUE=%X0 *
13404 *          STATUS SIMP_VAR LOGICAL Q-001 *
13405 *          STOVF DEFINE (5:1) *
13406 *          STOVL EQUATE VALUE=%11 *
13407 *          SYSP DEFINE (11:1) *

```

PAGE 269  
RECORD  
NO

ERXT Commentary  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C.S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

10/ 2/86 9:27 AM

```
13408 * SYSL EQUATE VALUE=%3 *
13409 * SYXF DEFINE (6:1) *
13410 * SYXL EQUATE VALUE=%11 *
13411 * TYPE EQUATE VALUE=%1 *
13412 * *
13413 * *
13414 * NOTE : Procedure ERROREXIT requires three parameters, i.e *
13415 * INTRINEXIT, ERRWORD, and PARAM. This microcode version *
13416 * assumes that these parameters are pushed onto the stack *
13417 * previous to calling the routine, and that they will reside *
13418 * in TOS registers RC, RB, and RA respectively. *
13419 * When we exit the microcode routine, the condition codes *
13420 * will be set to pattern CCA, where CCE means an exit thru *
13421 * the previous stack marker (taken care of in the define). *
13422 * and CCG means that we have to go to ABORT. If the latter is *
13423 * true, the necessary parameters for the ABORT procedure will *
13424 * be pushed onto the stack by ERXT. *
13425 * *
13426 *****
```

C S ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
13428	OD92	ERXT		ADD				P	INC			P	RONP		Increment P and store new instr. in NIR
13430	OD93			JSZ	PUL2		SRL2		ADD			BKX3			jump to PUL2 if we have less than 2 valid
13432															TOS registers
13433															read from BANK 0
13434	OD94			ADD		SRG2	0004	ADDL							Check for at least 3 valid TOS registers
13436															UBB gets 4 (for abs(4) read)
13437	OD95			JSZ	PULM		UNC	UBB	ADD				ROX3		Pull one item from memory to TOS regs.
13439															read abs(4)
13440	OD96			ADD				00E9	ADDL				CTR		set up for LST 3
13442	OD97			ADD											waiting for the store in CTR
13444	OD98			ADD				FF0E	REGN	ANDL					get address bits for LST 3
13446	OD99	0209	UBB	ADDL				001F	REGN	ANDL			BKX3		get partial address of PROCSTATE
13448															set the correct bank for future reads
13449	OD9A	FFFE	DL	ADDL				UBA	OPB	ADD			RH	ROX3	compute DL-2 for future use
13451															read PROCSTATE, store pointer in RH
13452	OD9B	UBA		ADD		ROS		FFFA	UBB	ADDL			SP1B		read from (DL-2) into OPA
13454															SP1B gets the address of STKINFO
13455	OD9C	0023	DL	ADDL				0200	OPB	ANDL				ZERO	compute DL+23 for future use
13457															test if SYSTEMPROCFLAG is on
13458	OD9D	UBA	OPA	SUB		SPOA	ROS		JSB	CNTO				UNC	read ERRORLEVEL, store pointer in SPOA
13460															if PROCSTATE.SYSTEMPROCFLAG on, jmp to CNTO
13461	OD9E			ADD					OPB	ADD			SP2B		store PROCSTATE in SP2B
13463	OD9F		OPA	ADD		SP4A			SP1B	ADD				ROX3	store ERRORLEVEL in SP4A
13465															read STKINFO into OPB
13466	ODA0	UBA		ADD		ZERO	POS		ADD						if ERRORLEVEL = 0 skip the jump
13468	ODA1			JSB	LBL1			8FFF	OPB	ANDL			SP1B		if ERRORLEVEL > 0 go to LBL1
13470															Prepare to clear STKINFO.INSYSTEMFLAG
13471	ODA2		SP4A	INC		SP4A			ADD						else, increment ERRORLEVEL
13473	ODA3		SPOA	INC			WRS		ADD						increment the pointer to ERRORLEVEL, and
13475															set up for the write
13476	ODA4			ADD		DATA			ADD						clear (original ERRORLEVEL location) +1
13478	ODA5	LBL1	SPOA	ADD		WRS		FFFF	SP4A	ADDL			SP3B		set up to write into (orig ERRORLEVEL loc.)
13480															ERRORLEVEL gets ERRORLEVEL-1, store new
13481															value in SP3B for future use
13482	ODA6		UBB	ADD		DATA	UBB		ADD					ZERO	write new data into original location
13484															if new ERRORLEVEL = 0 skip the jump
13485	ODA7	FFF7	RH	ADDL					JSB	CONX				POS	get address of RESABORTINFO
13487															if new ERRORLEVEL = 0 go to CONX
13488	ODA8	UBA	ADD			ROX3		SP1B	ADD				DATA		read RESABORTINFO into OPA
13490															if new ERRORLEVEL < 0, clear INSYSTEMFLAG
13491	ODA9			ADD				FBFF	SP2B	ANDL			SP2B		Prepare to clear PROCSTATE.STOVFLAG (2604)
13493	ODAA	3000	OPA	ANDL				0400	SP2B	ANDL					test both, RESABORTINFO.CRITFLAG and
13495															RESABORTINFO.HASSIRFLAG
13496															get PROCSTATE.STOVFLAG
13497															*this line MUST immediately follow the
13498															previous one for SP2B to be correct***
13499	ODAB	UBA	ADD			ZERO	UBB		JSB	CONX				ZERO	if either CRITFLAG or HASSIRFLAG are set
13501															then jump to CONX
13502															if PROCSTATE.STOVFLAG=0 then jump to CONX
13503	ODAC			JSB	CONX	UNC		RH	ADD				WRX3		jump to CONX
13505															set up for the write into PROCSTATE (2604)
13506	ODAD	0002	OPA	IORL				SP2B	ADD				DATA		prepare to set RESABORTINFO.STOVABORTFLAG
13508															clear PROCSTATE.STOVFLAG
13509	ODAE	UBA	ADD			DATA	UNC		ADD						set RESABORTINFO.STOVABORTFLAG
13511	ODAF			JSB	ABRT				ADD						Jump to ABORT
13513	ODFO	CONX		ADD				FFF9	SP4A	ADDL			RH		Get ( new ERRORLEVEL ) - 6 into UBB and RH



LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

13584  
13585  
13586  
13587  
13588  
13589  
13590  
13591  
13592  
13593  
13594  
13595  
13596  
13597  
13598  
13599  
13600  
13601  
13602  
13603  
13604  
13605  
13606  
13607  
13608  
13609  
13610  
13611  
13612  
13613  
13614  
13615  
13616  
13617  
13618  
13619  
13620  
13621  
13622  
13623  
13624  
13625  
13626  
13627  
13628  
13629  
13630  
13631  
13632  
13633  
13634  
13635  
13636  
13637  
13638  
13639

```
*****  
*  
* XGDB - REPLACEMENT FOR THE MPE PROCEDURE EXCHANGEDB *  
*  
* Macro-assembly code: %020104,%000032 (doubleword op) *  
* available in version CX2603A and beyond *  
*  
* This microcode routine replaces the MPE procedure EXCHANGEDB, *  
* which switches the DB and DBank software registers to point to *  
* a specific data segment (passed in as the DST# of the segment) *  
* or to the program's own stack segment (passed as 0). The *  
* microcode handles all cases except absent data segments, which *  
* are detected and passed back to the software to handle. This *  
* is flagged by the condition codes: CCE means the microcode was *  
* able to handle it, CCG means the software must. *  
*  
*-----***** WARNING *****-----*  
* | IF ANY OF THE OFFSETS OR BIT POSITIONS USED BY THIS CODE | *  
* | SHOULD CHANGE IN FUTURE VERSIONS OF MPE, THIS CODE MUST | *  
* | BE MODIFIED OR IT WILL CEASE TO WORK PROPERLY. | *  
*-----*  
*  
* The SPL source used to create this routine is as follows: *  
*  
* LOGICAL PROCEDURE EXCHANGEDB(WHERE); *  
* VALUE WHERE; *  
* INTEGER WHERE; *  
* OPTION PRIVILEGED,UNCALLABLE; *  
*  
* COMMENT *  
*  
* EXCHANGEDB IS CALLED TO PUT DB AT THE BASE OF A DATA SEGMENT *  
* OR TO RETURN DB TO THE CALLER'S STACK DB. THE DESTINATION DATA *  
* SEGMENT NUMBER IS SUPPLIED AS PARAMETER IF NOT RETURNING TO THE *  
* STACK. IF RETURNING TO THE STACK, SUPPLY 0 AS PARAMETER. *  
*  
* EXCHANGEDB RETURNS THE DST NUMBER OF WHERE DB WAS (0 IF STACK). *  
* THIS VALUE MAY BE SAVED AND RETURNED ON THE NEXT CALL TO EXCHAN *  
* TO RESTORE THE PREVIOUS ENVIRONMENT. *  
*  
* ; *  
* BEGIN *  
* LOGICAL DELTAP=0-2; *  
* LOGICAL STATUS=0-1; *  
* INTEGER PROCINX, *  
* PCBPT; *  
* DOUBLE OBJ := 0D; *  
* LOGICAL ARRAY OBJIDENT(*)=OBJ; *  
* INTEGER DESCSTINX; *  
*  
* TURNOFFTRAPS; *  
*  
* PDISABLE;
```

```

13640 * <<MMSTAT'(MMSTATEXCHDB,WHERE,DELTAP,STATUS,0,0,0);>> *
13641 * IF PMBCFIRMWARE *
13642 * THEN UPDATE 'ICS'XDSEGBNKCELL; *
13643 * TOS:=%1000; *
13644 * ASMB(XCHD); <<FOR FAST ADDRESSING>> *
13645 * PROCINX := PCBPT := CURPRC; *
13646 * TOS:=DBXDSINFO; *
13647 * IF < THEN SUDDENDEATH(611); <<MUST RESET FIRST>> *
13648 * EXCHANGEDB:=TOS.XDSDSTFIELD; *
13649 * TOS:=WHERE; *
13650 * TOS(0,1):=0; <<DISCARD CLEAN BIT>> *
13651 * DBXDSINFO.XDSDSTFIELD := SO; *
13652 * OBJIDENT(ObjIDnumField):=SO; *
13653 * IF SO=0 THEN *
13654 * BEGIN <<DB GOES TO STK>> *
13655 * TOS:=ICS('ICS'STKBANKCELL); *
13656 * TOS:=ICS(X:=X+1); *
13657 * ASMB(XCMD); *
13658 * END *
13659 * *
13660 * ELSE *
13661 * BEGIN <<GOING TO AN XDS>> *
13662 * IF DST(0) < SO THEN SUDDENDEATH(611); <<OUT OF RANGE>> *
13663 * DISABLE; *
13664 * DESCSTINX:=TOS & LSL(2); *
13665 * IF DST(DESCSTINX)=%100000 THEN *
13666 * SUDDENDEATH(625); *
13667 * IF NOT LOGICAL(DST(DESCSTINX)).ABSENTFLAG THEN *
13668 * BEGIN <<NEW DB SEG IS PRESENT>> *
13669 * IF PMBCFIRMWARE *
13670 * *
13671 * THEN BEGIN *
13672 * X := DESCSTINX; *
13673 * GET 'XDSEG' LIMITS; *
13674 * XFER 'XDSEG' LIMITS; *
13675 * END; *
13676 * *
13677 * X := DESCSTINX; *
13678 * TOS:=DST(X:=X+2); *
13679 * TOS:=DST(X:=X+1); *
13680 * ASMB(XCHD); *
13681 * END *
13682 * ELSE *
13683 * BEGIN <<NOT PRESENT>> *
13684 * ENABLE; *
13685 * IF LOGICAL(DST(X:=X+1)).ROCFLAG THEN *
13686 * BEGIN *
13687 * IF GCLASSEMBLEDMASK CLASSO THEN *
13688 * BEGIN <<MEASURE RECOVERY OF DATA SEG BY PROCESS>> *
13689 * TOS:=MEASSTATXDSBANK; *
13690 * TOS:=MEASSTATXDSBASE; *
13691 * TOS:=TOS+COSUBO'SEGRELOFF+C'DATARECOVERY; *
13692 * ASMB(LSEA); *
13693 * TOS:=TOS+1; *
13694 * ASMB(SSEA,DDEL); *
13695 * END; *

```

```

13696 * RECOVEROC(OBJ,DESCSTINX,OD); *
13697 * END *
13698 * ELSE *
13699 * BEGIN <<REALLY ABSENT>> *
13700 * QueueOnObject(OBJ); *
13701 * PDISABLE; *
13702 * END; *
13703 * *
13704 * *
13705 * IF PMBCFIRMWARE THEN *
13706 * *
13707 * BEGIN *
13708 * X := DESCSTINX; << SET X = TO DST ENTRY >> *
13709 * GET XDSEG LIMITS; *
13710 * XFER XDSEG LIMITS; *
13711 * END; *
13712 * *
13713 * X := DESCSTINX; *
13714 * TOS := DST(X := X+2); *
13715 * TOS := DST(X := X+1); *
13716 * ASMB(XCHD); *
13717 * END; *
13718 * DST(DESCSTINX).REFERENCEDFLAG:=1; *
13719 * END; *
13720 * PENABLE; *
13721 * END <<PROCEDURE EXCHANGEDB>>; *
13722 * *
13723 * And now for the microcode procedure... *
13724 * ***** *
13725 *

```



XGDB Instruction

NO	C.S. ADDR	LABL	RREG	SREG	FUNC	ALU A SFNC	STOR	SPSK	RREG	SREG	FUNC	ALU B SFNC	STOR	SPEC	SKIP	COMMENT	
13727	ODCC	XGDB	UBA		CAD			ROX3	00E9		ADDL					Read CURPRC = absolute(4)	
13729																Set up for LST 3 (DBXDSINFO)	
13730	ODCD			JSB	XDIE		SR7	UBA	Q	RSUB						Check to make sure RG is scratchpad	
13732																Read WHERE from address (Q-4)	
13733	ODCE		0202	OPA	ADDL				FFEO	REGN	ANDL					More LST 3 calculations (SYSGLOB + 2)	
13735																Mask LST 3 for offset	
13736	ODCF		UBA	UBB	ADD		SP4A	ROX4	001F	REGN	ANDL			BKX4		Full LST 3 read of DBXDSINFO	
13738																Mask LST 3 for bank and put in BKX4	
13739	ODDO		SPOA	Q	RSUB			WRS	3FFF		ADDL			RH		Set up return value address (Q - 5)	
13741																Set up mask for XDSINFO (2:14)	
13742	ODD1		OPA	JSB	XDIE			NEG		P	INC			P	RONP	Die if LST 3 (DBXDSINFO) 0	
13744																Move P up for doubleword instruction	
13745	ODD2		RH	OPA	AND			DATA	7FFF	OPB	ANDL			SP1B		Mask and write return value to (Q-5)	
13747																Mask high bit of WHERE store in SP1B	
13748	ODD3		C000	OPA	ANDL		SPOA		UBB	UBB	JSB	GOXD	SP2B		NZRO	Mask off low bits of DBXDSINFO for DPF	
13750																Jump off to handle XDS if WHERE < 0	
13751	ODD4		01FC		ADDL		RG		00ED		ADDL			CTR		Offset of LST 7: ICS(-ICS.ABSTKDBCELL)	
13753																Set up for LST 7 access to REGN	
13754	ODD5	XFIN		SP4A	ADD			WRX4	RH	SP1B	AND					Set up for SST 3 write (DBXDSINFO)	
13756																Mask WHERE for SST 3 deposit (2:14)	
13757	ODD6		SPOA	UBB	IOR			DATA	FFEO	REGN	ANDL					Write SST 3 (DBXDSINFO.XDSINFO) to DPF	
13759																Mask for offset of LST 7/2 (ICS/DST)	
13760	ODD7		UBB	RG	ADD			ROB3	001F	REGN	ANDL			BKX3		First full LST read (ICS or DST)	
13762																Mask LST for bank to read from	
13763	ODD8		UBA		CAD			ROB3			ADD				CCA	Second LST read of ICS or DST	
13765																Clear condition code for good return	
13766	ODD9				ADD					OPB	ADD			DB		Put results of first read into DB	
13768	ODDA				ADD					OPB	ADD			BNKD		Put results of second read into DBANK	
13770	ODDB		RH		INC				UBB	BNKS	XOR				ZERO	Set up 14000 for possible FSS set	
13772																Check BNKS = BNKD for split stack mode	
13773	ODDC		1000	UBA	IORL				UBA		ADD				CCPX	UNC	Set up 15000 for possible FSS clear
13775																Set FSS (split stack) and skip clear	
13776	ODDD				ADD			NEXT	UBA		ADD				CCPX	Return to caller, but not before...	
13778																Clear FSS (split stack) if not skipped	
13779	ODDE	GOXD			ADD				00E8		ADDL			CTR		Set up for LST 2 read (DST)	
13781	ODDF			SP2B	ADD	LSL			0200		ADDL			SP2B		Get (WHERE < 2) for LST 2 (DST)	
13783																Get %1000 for SYSGLOB relative address	
13784	ODE0		UBA	UBB	ADD				FFEO	REGN	ANDL			SP3B		Add %1000 to (WHERE < 2) for SYSGLOB	
13786																Mask offset for LST 2 (DST)	
13787	ODE1		UBB	UBA	ADD			ROX3	001F	REGN	ANDL			BKX3		Full LST 2 (DST.DESCSTINX) read	
13789																Mask LST 2 for bank of read (DST)	
13790	ODE2		0003	SREG	ADDL		RG		FP3B	SP2B	ANDL			ROX3		Set up for LST 2 of XCHD, save in XRO	
13792																Read LST 2 (DST{0}) for cmp to WHERE	
13793	ODE3		OPA	JSB	XDIE			NEG	3FFF	SP1B	ADDL					Die if bit 0 of DST.DESCSTINX is on	
13795																Use WHERE-1 for compare to LST 2	
13796	ODE4		2000		ADDL				UBB	OPB	JSBS	XDIE			POS	Bit set for SST 2: DST(DESCSTINX).REF	
13798																Die if LST 2 < WHERE	
13799	ODE5		UBA	OPA	IOR			DATA		JSB	XFIN				UNC	Write SST 2 (DST.DESCSTINX).REFERENC	
13801																Finish up with code above.	
13802	ODE6	XDIE			ADD					INC					CCA	Set condition code to show not handle	
13804	ODE7				ADD					ADD					NEXT	Go to next macro instruction.	
13806																set CCA to CCG and EXIT	
13807	ODE8				ADD					ADD						NOP to keep system happy	
13809	ODE9				ADD					ADD						NOP to keep system happy	

```

13812 *****
13813 *
13814 *   TIMR - REPLACEMENT FOR THE MPE DOUBLE PROCEDURE TIMER *
13815 *
13816 *   Macro-assembly code: %020104,%000033 (doubleword op) *
13817 *   available in version CX2603A and beyond *
13818 *
13819 *   This microcode routine replaces the MPE procedure TIMER only *
13820 *   for the SERIES 64 machines. All the offsets to the locations *
13821 *   used by this routine and the different bit positions accessed *
13822 *   by it are hard coded as they are defined in U-MIT. *
13823 *
13824 *   This routine is built on top of the new LST/SST instructions *
13825 *   which store the first 16 table pointers in the extended regs. *
13826 *   !E6 through !F5. *
13827 *
13828 *-----***** WARNING *****-----*
13829 * IF ANY OF THE OFFSETS OR BIT POSITIONS USED BY THIS CODE *
13830 * SHOULD CHANGE IN FUTURE VERSIONS OF MPE, THIS CODE MUST *
13831 * BE MODIFIED OR IT WILL CEASE TO WORK PROPERLY. *
13832 *-----*****-----*
13833 *
13834 *   This routine returns an unsigned 31 bit double word. *
13835 *   This quantity represents the number of milliseconds since the *
13836 *   midnight preceeding the last cold load. This quantity will be *
13837 *   reset to zero on 24-day intervals at exactly 12 o'clock midnight *
13838 *   Detection and correction of this case between two calls to TIMR *
13839 *   (less than 24 days apart) can be done as follows : *
13840 *
13841 *   If the current returned TIMR value is equal or less than the *
13842 *   last TIMR value, add 2073600000 (the number of MS in 24 days) *
13843 *   to the result. *
13844 *
13845 *   The millisecond count since the midnight preceeding cold load *
13846 *   is computed in number of clock ticks by adding the count regis- *
13847 *   ter (XR31) of the system clock with the overflow counter (TRL5) *
13848 *   and TRL(6). The procedure TICK will reset the count in TRL *
13849 *   every 24 hours and the number of days since cold load is stored *
13850 *   in TRL(3). TRL(3) is reset every 24 days and the base Julian *
13851 *   date is updated accordingly. *
13852 *
13853 *   This routine places the LSW of the result in Q-4 and the MSW of *
13854 *   the result in Q-5(1:15). *
13855 *
13856 *   The SPL code is as follows : *
13857 *
13858 * DOUBLE PROCEDURE TIMER; *
13859 * OPTION PRIVILEGED; *
13860 *
13861 * BEGIN *
13862 *
13863 * LOGICAL S33 := TRUE; *
13864 * INTEGER NUM'OF'DAYS, TICK'IN'INT = 1100, *
13865 * MSW = Q-5, LSW = Q-4; << RETURN VALUE >> *
13866 * DOUBLE MS, NUM'OF'TICKS, NUM'TICK'PER'DAY = 944710000D; *
13867

```

```

13868 * REAL TICK'TO'MS := 8.14566375E-2;<<CONVERT TICK TO MS>> *
13869 * * *
13870 * DISABLE; *
13871 * PUSH(STATUS); TOS_(2:1):=0; SET(STATUS); *
13872 * ASMB(PCN); << GET CPU # >> *
13873 * IF TOS <> SERIES'33 THEN *
13874 * BEGIN *
13875 * S33 := FALSE; *
13876 * NUM'TICK'PER'DAY := MS'PER'DAY; *
13877 * END; *
13878 * TOS := 0; *
13879 * ASMB(RCCR); << COUNT REG VALUE >> *
13880 * IF S33 THEN *
13881 * BEGIN *
13882 * TOS := F(TEMPLR); << LAST UPDATED COUNT REG VALUE >> *
13883 * ASMB(LSUB); *
13884 * END; *
13885 * TOS := TRLDTIME1; *
13886 * TOS := TRLDTIME2; *
13887 * ASMB(DADD, DDUP); *
13888 * NUM'OF'DAYS := TRLNUMDAYS; *
13889 * TOS := NUM'TICK'PER'DAY; << CHECK IF OVER A DAY >> *
13890 * ASMB(DSUB, DDEL); *
13891 * IF >= THEN *
13892 * BEGIN *
13893 * NUM'OF'TICKS := TOS - NUM'TICK'PER'DAY; *
13894 * NUM'OF'DAYS := IF NUM'OF'DAYS = 23 THEN 0 ELSE *
13895 * NUM'OF'DAYS + 1; *
13896 * END ELSE NUM'OF'TICKS := TOS; *
13897 * MS := IF S33 THEN FIXR(REAL(NUM'OF'TICKS)*TICK'TO'MS) *
13898 * ELSE NUM'OF'TICKS; *
13899 * *
13900 * TOS := DOUBLE(NUM'OF'DAYS)*MS'PER'DAY + MS; *
13901 * LSW := TOS; *
13902 * MSW := TOS_(1:15); *
13903 * END; << TIMER >> *
13904 * *
13905 * This routine is not meant to be called by the users, but if a *
13906 * user calls it, he/she needs to make sure that SR = 0. *
13907 * *
13908 * *****

```

C S ADDR	TIMR LABL	***** ALU A *****							***** ALU B *****					COMMENT			
		RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC		SKIP		
13912	%E00																
13913	0E00	TIMR		ADD		SPOA		00F0		ADDL		CTR					SPOA <- 0 for the multiplication
13915																	Set up for LST %12
13916	0E01		0015	ADDL						ADD		BKX3					Set up for reading TR; Read from bank 0
13918	0E02		0013	ADDL				UBA		ADD			ROA3				Set up for reading LR; Read TR into OPA
13920	0E03		UBA	ADD			ROB3	FFE0		ANDL							Read LR into OPB
13922																	Partial offset for LST %12
13923	0E04			OPA	ADD			0206		UBB	ADDL		SP2B				UBA <- TR
13925																	UBB <- offset for TRLDTIME2
13926	0E05		FFFF	UBB	ADDL		RH	UBA		XR31	ADD						UBA <- offset for TRLDTIME1
13928																	UBB <- TR+CR, where CR is loaded into XR31
13929																	by the TCLK routine.
13930	0E06		FFFE	UBA	ADDL		SP4A	UBB		OPB	ADD		RA				SP4A <- offset for TRLNUMDAYS
13932																	RA <- SYS CLK CTR = TR+LR+CR
13933	0E07			ADD				001F		REGN	ANDL		BKX3				Get bank number for LST %12
13935	0E08			ADD						RH	ADD			ROX3			Read TRLDTIME1 into OPB
13937	0E09			SP4A	ADD						ADD			RB			Read TRLNUMDAYS into OPA
13939																	RB <- 0
13940	0E0A			SP2B	ADD						ADD			SP2B			Read TRLDTIME2 into OPA
13942																	SP2B <- 0 for the multiply
13943	0E0B			OPA	ADD		RH			P	INC			P	RONP		RH <- TRLNUMDAYS
13945																	Increment P and put the new value in NIR.
13946	0E0C			OPA	ADD						OPB	ADD					UBA <- TRLDTIME2
13948																	UBB <- TRLDTIME1
13949	0E0D			UBB	RB	ADD		UBA		RA	LINK						Perform a double add, where
13951																	Y = 0, SYS CLK CTR + TRLDTIME1, TRLDTIME2
13952																	RC <- Y(LSW)
13953	0E0E			UBA	ADD		RD	5C00			ADDL						RD <- Y(MSW)
13955																	UBB <- MS'PER'DAY(LSW)
13956	0E0F			UBB	RB	ADD		SP4A		0526	ADDL			SP3B			UBB,UBA = SP3B,SP4A <- MS'PER'DAY
13958	0E10			RD	UBB	SUB				RC	UBA	LINK					Perform a double subtract, where
13960																	Z = Y - MS'PER'DAY
13961																	RA <- Z(LSW)
13962	0E11			UBA	ADD		RB				ADD						RB <- Z(MSW)
13964	0E12			UBA	JSB	TIM1		NEG		FFE9	ADDL						If Z < 0, jump to TIM1
13966																	UBB <- -Z
13967	0E13			RH	UBB	ADD		ZERO			RA	ADD					If NUM'OF'DAYS = 23, skip next line
13969																	RC <- RA
13970	0E14			RH	INC		RH	NZRO			ADD						NUM'OF'DAYS <- NUM'OF'DAYS + 1
13972	0E15				ADD						ADD						NUM'OF'DAYS <- 0
13974	0E16				ADD						RB	ADD					RD <- RB
13976	0E17			TIM1	FFFB	Q	ADDL			FFFC	Q	ADDL					UBA <- POINTER TO Q-5
13978																	UBB <- POINTER TO Q-4
13979	0E18			UBA	ADD			WRS			UBB	ADD					Set up to write at Q-5
13981																	Set up to write at Q-4
13982	0E19				ADD							REPN				001F	The next 3 lines perform a multiplication
13984																	NUM'OF'DAYS*MS'PER'DAY
13985	0E1A			UBA	MPAD					RH	UBB	LINK					DCTR CTR0
13986	0E1B			UBA	ADD						UBB	ADD					
13987	0E1C			UBA	ADD						SP3B	ADD					RA
13989	0E1D			SPOA	ADD							ADD					
13991	0E1E			RD	UBA	ADD					RC	RA	LINK				DATA
13993																	
13994																	
13995	0E1F			UBA	ADD			DATA				ADD					NEXT

```

RECORD NO      C. S. ADDR      TMRQ Commentary
*****ALU A ***** ALU B *****
LABL RREG SREG FUNC SFNC STOR SPSK  RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
13998          * *****
13998          *
14000          *      TMRQ - REPLACEMENT FOR THE MPE INTEGER PROCEDURE TIMEREQ      *
14001          *
14002          *      Macro-assembly code: %020104,%000034 (doubleword op)      *
14003          *      available in version CX2603A and beyond                          *
14004          *
14005          *      This microcode routine replaces the MPE procedure TIMEREQ      *
14006          *      only for the series 64 machines. All the offsets to the locations *
14007          *      used by this routine and the different bit positions accessed *
14008          *      by it are hard coded as they are defined in U-MIT.              *
14009          *
14010          *      This routine is built on top of the new LST/SST instructions      *
14011          *      which store the first 16 table pointers in the extended regs.   *
14012          *      !E6 through !F5.                                              *
14013          *
14014          *      -----***** WARNING *****-----*
14015          *      | IF ANY OF THE OFFSETS OR BIT POSITIONS USED BY THIS CODE |      *
14016          *      | SHOULD CHANGE IN FUTURE VERSIONS OF MPE, THIS CODE MUST |      *
14017          *      | BE MODIFIED OR IT WILL CEASE TO WORK PROPERLY.      |      *
14018          *      -----*
14019          *
14020          *      This routine sets up a time request. It accepts time up to      *
14021          *      2**32-1. The most prioritary request is always first in the      *
14022          *      list. All header entries are table word offsets. Entry # in      *
14023          *      entry is the number of the next entry.                          *
14024          *      This routine also returns an integer value to location Q-%10      *
14025          *      Upon exit, it sets the condition codes in the following manner: *
14026          *      CCG = go to SUDDENDEATH (N), where N is already placed in TOS    *
14027          *      CCL = go to MPE TABLE'FULL (N), N already in TOS              *
14028          *      CCE = regular exit.                                             *
14029          *
14030          *      NOTE : FOR PERFORMANCE REASONS, TRLENTSIZE (=4), WAS HARD      *
14031          *      CODED IF IT WERE TO CHANGE, THIS ROUTINE SHOULD CHANGE          *
14032          *      TO REFLECT THE NEW VALUE.                                       *
14033          *
14034          *      The SPL code is as follows :                                     *
14035          *
14036          *      *INTEGER PROCEDURE TIMEREQ(CODE,REQ,TIME);
14037          *      *VALUE CODE,REQ,TIME;
14038          *      *DOUBLE TIME;
14039          *      *INTEGER CODE,REQ;
14040          *      *OPTION UNCALLABLE,PRIVILEGED;
14041          *
14042          *
14043          *      *BEGIN
14044          *      *      INTEGER TRLX, S, T := 8;
14045          *      *      INTEGER SO := S-0, S1 := S-1;
14046          *      *      INTEGER MST = Q-5, LST = Q-4;    << TIME >>
14047          *      *      INTEGER TRLPTR;
14048          *
14049          *      *      TIME := TIME+100D;    << FIGURE TICKS >>
14050          *      *      TOS := 0; TOS := MST;
14051          *      *      TOS = 100;
14052          *      *      ASMB( LDIV );
14053          *      *      TOS := LST;

```

```

LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
14054 * TOS := 100; *
14055 * ASMB( LDIV,DEL ); *
14056 * DISABLE; *
14057 * TR LX := TRLFREELISTP; *
14058 * IF = THEN SUDDENDEATH(3); *
14059 * IF NOT(%14 <= TR LX <= TRLNUMENTRIES * TRLENTYSIZE) THEN *
14060 * *
14061 * SUDDENDEATH(25); *
14062 * << if this is last TRL entry, report TABLE'FULL >> *
14063 * TRLPTR := TR LX; *
14064 * TOS := TRLPTRNEXT; *
14065 * if = then *
14066 * MPE TABLE'FULL(4); << 4 is timer req. list >> *
14067 * TRLFREELISTP := TOS; << UPDATE NEXT POINTER>> *
14068 * TIMEREQ := TR LX&ASR(2); *
14069 * DO *
14070 * BEGIN << FIND POSITION IN LINE >> *
14071 * TRLPTR := T; *
14072 * T := TRLPTRNEXT; *
14073 * TOS := TRLSRVTIME1; *
14074 * TOS := TRLSRVTIME2; *
14075 * ASMB( DSUB ); *
14076 * END *
14077 * UNTIL T = 0 OR S1 < TRL(T+2) OR = AND LOGICAL(S0) < *
14078 * LOGICAL(TRL(X:=X+1)); *
14079 *S := TRLPTR; *
14080 * *
14081 * << BUILD ENTRY >> *
14082 * IF REQ=0 THEN SUDDENDEATH(26); *
14083 * TIME := TOS; *
14084 * TRL(TRLX) := %100000+CODE&LSL(10)+[T/TRLENTYSIZE]; *
14085 * TRLPTR = X; *
14086 * TRREQUEST := REQ; *
14087 * TRLSRVTIME1 := MST; *
14088 * TRLSRVTIME2 := LST; *
14089 * TRLPTR := S; *
14090 * TRLLINK := TR LX&ASR(2); << CONVERT TO ENTRY # >> *
14091 * *
14092 * << CHECK FOR TIME ADJUST IN T >> *
14093 * IF T <> 0 THEN *
14094 * BEGIN *
14095 * TRLPTR := T; *
14096 * TOS := TRLSRVTIME1; *
14097 * TOS := TRLSRVTIME2; *
14098 * TOS := TOS-TIME; *
14099 * TRLSRVTIME2 := TOS; *
14100 * TRLSRVTIME1 := TOS; *
14101 * END; *
14102 * *
14103 * *
14104 * << IF SIO TIMEOUT, DIT8.((CODE LAND %17):1) := 0 >> *
14105 * TOS = CODE; *
14106 * TOS(11:1) = 0; *
14107 * IF = THEN DEL *
14108 * ELSE *
14109 * BEGIN << SIO TIMEOUT >> *

```

PAGE 281  
RECORD  
NO

TMRQ Commentary  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
C.S. ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

10/ 2/86 9:27 AM

```
14110 *          TOS := F(%1010+REQ);          *
14111 *          ASMB{XBX;                      *
14112 *          TRBC 0,X;                      *
14113 *          XCH,STAX;);                    *
14114 *          F{X} := TOS;                   *
14115 *          END;                          *
14116 *                                         *
14117 *                                         *
14118 *                                         *
14119 *          TRLTRACEWORD := %10000 + TRLX; *
14120 *                                         *
14121 *                                         *
14122 *                                         *
14123 *END;  << T I M E R E Q >>              *
14124 *                                         *
14125 *          This routine is not meant to be called by the users, but in *
14126 *          case it is, he/she needs to make sure that SR = 4.          *
14127 *          *****                      *
14128 *          *****                      *
```

NO	C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
14130	OE20	TMRQ	SR	UBA	SUB			POS			ADD					Check if SR = 4
14132	OE21	XXX			JSZ	PULM		UNC			ADD					if SR-4 < 0, go to PULM
14134	OE22		SR	RH	JSBS	XXX		NEG	0064		ADDL					Repeat until SR = 4
14136																UBB <- 100D
14137	OE23			RB	ADD				UBB	RA	LINK		RA			TIME <- TIME + 100D, where TIME is in RB,RA
14139																RA <- LST
14140	OE24			UBA	ADD		RB		UBB		ADD					RB <- MST
14142	OE25			UBA	ADD		SPOA		0064		ADDL		RH			The next 4 lines perform the division
14144																0,MST/100D. RB <- quotient, RG <- rem.
14145	OE26				ADD					RB	REP				0010	
14146	OE27			UBA	RH	DVSB			UBB		LINK			DCTR	CTRO	
14147	OE28			UBA	ADD	LSR		RG			ADD					
14148	OE29				SP4A	ADD		RB			ADD					
14149	OE2A			RA	ADD		SPOA				ADD					
14151																The next 4 lines perform the division
14152																RG,LST/100D. RA <- quotient, the remainder is ignored.
14153	OE2B			RG	ADD					RA	REP				0010	
14154	OE2C			UBA	RH	DVSB			UBB		LINK			DCTR	CTRO	
14155	OE2D			UBA	ADD	LSR					ADD					
14156	OE2E				ADD				00F0		ADDL			CTR		
14158	OE2F			SP4A	ADD		RA			P	INC			P	RONP	
14160																CTR <- F0 for LST %12
14261	OE30			0200	ADDL				FFE0	REGN	ANDL					RA <- quotient
14183																inc P and store new instr. in NIR
14164	OE31			UBA	UBB	ADD	RF	ROX3	001F	REGN	ANDL			BKX3		UBA <- offset to TRLNUMENTRIES
14166																UBB <- address bits for LST %12
14167	OE32			UBA	INC											RF <- address of TRLNUMENTRIES; read into OPA
14168	OE33			OPA	ASL				UBA		ADD			ROX3		BKX3 <- correct bank for LST %12
14170											INC					UBA <- TRLNUMENTRIES*2
14171	OE34			UBA	ASL					ADD						Read TRLFREELISTP into OPB
14173	OE35			UBA	ADD				OPB	JSB	DY03	SP2B		ZERO		UBA <- TRLNUMENTRIES*TRLENTRYSIZE
14175																SP2B <- TRLFREELISTP; if 0, go to DY03 which
14176	OE36			000B	ADDL				UBA	OPB	JSBS	DY25		NEG		sets up things for SUDDENDEATH(3)
14178																UBA <- %13 for range check later
14179																if TRLFREELISTP > TRLNUMENTRIES*TRLENTRYSIZE
14180	OE37				RF	ADD			UBA	OPB	JSBS	DY25		POS		then go to DY25
14182																UBA <- address of LST %12
14183	OE38			0002	UBA	ADDL			UBA	OPB	ADD			ROX3		if TRLFREELISTP < %14 go to DY25
14185																UBA <- address of TRLFREELISTP
14186	OE39			UBA	ADD		WRX3	0008	ADDL				SP1B			Read TRLLINK into OPB
14188																Set up to write into TRLFREELISTP
14189	OE3A			SP2B	ASR				03FF	OPB	ANDL		RG			SP1B <- initial T = 8
14191																UBA <- TRLL&ASR
14192	OE3B			UBA	ASR		RH		UBB	ASL						RG <- TRLLINK
14194																RH <- TRLL&ASR(2)
14195	OE3C			UBB	ASL		DATA	FFF8	Q	ADDL						UBB <- TRLLINK*2
14197																TRLFREELISTP <- TRLPTRNEXT
14198	OE3D			UBB	ADD		WRS	UBA	ADD					NZRO		UBB <- Q - %10
14200																Set up to write return value at Q-%10
14201	OE3E			RH	ADD		DATA		ADD				SF1			IF TRLPTRNEXT <> 0, SKIP NEXT LINE
14203																Write return value
14204	OE3F	LUP1		SP1B	ADD		RE		ADD							SET F1 TO GO TO TBFL ON EXIT
14206	OE40			RF	UBA	ADD		ROX3	0002	ADDL						RE <- TRLPTR
14208																Read TRL(TRLPTR) into OPA
14209	OE41				ADD			UBA	UBB	ADD				ROA3		UBB <- 2
14211	OE42			03FF	OPA	ANDL	RG		UBB	INC				ROX3		Read TRLSERVICETIME1 into OPA



NO	C S	ADDR	LABEL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
14213																	Read TRLSERVICETIME2 into OPB
14214		0E43		UBA	ASL	ADD					ADD						UBA <- TRLLINK*2
14216		0E44			ADD					UBA	ASL				SP1B		SP1B (T1) <- TRLPTRNEXT
14218		0E45	RB	OPA	SUB					RA	OPB	LINK			RA		RB,RA <- TIME - TRLSERVICETIME1,2
14220		0E46		UBA	ADD						UBB	ADD					
14221		0E47		SP1B	JSB	L1		RB	ZERO	0002	SP1B	ADDL					If T = 0 go to L1
14223																	UBB <- T+2
14224		0E48	RF	UBB	ADD				ROX3			ADD					Read TRL(T+2) into OPA
14226		0E49			ADD					UBA	INC						Read TRL(X:=X+1) into OPB
14228		0E4A			ADD							ADD					
14229		0E4B	RB	OPA	SUB					RA	OPB	LINK					If S=0,S-1 >= TRL(T+2),TRL(X:=X+1) go to LUP1.
14231																	
14232		0E4C		UBA	JSB	LUP1			POS			ADD					
14233	L1	0E4D		RC	JSB	DY26			ZERO			ADD					
14235		0E4E		RD	ADD							REP				0009	If REQ = 0 go to DY26
14237																	UBA <- CODE
14238		0F4F			ADD					UBA	UBB	ASL					Set up for CODE&ASL(10)
14240		0E50			ADD					8000	UBB	ADDL					UBB <- CODE&ASL(10)
14242		0E51		SP1B	ASR							ADD			RG	DCTR	RG <- %100000 + CODE&ASL(10)
14244		0E52	RF	SP2B	ADD				WRX3		UBA	ASR					UBA <- T/2
14246																	Set up to write into TRL(TRLX)
14247		0E53	UBB	RG	ADD							ADD					UBB <- T/TRLENTYSIZE
14249										DATA	RE	RF	ADD				TRL(TRLX) <- %100000+CODE&ASL(10)+T/TRLENTY
14250		0E54	RC	RC	ADD					DATA	ASR	SP2B	ASR				Read from TRL(TRLPTR) into OPA
14252																	TRLREQUEST <- REQ
14253		0E55	RB		ADD					DATA	UBB	ASR					UBB <- TRLX&ASR
14255																	TRLSERVICETIME1 <- MST
14256		0E56	RA		ADD					DATA	03FF	UBB	ANDL				UBB <- TRLX&ASR(2)
14258																	TRLSERVICETIME2 <- LST
14259		0E57	FC00	OPA	ANDL							ADD					UBB <- TRLX&ASR(2) (8:10)
14261																	UBA <- TRL(TRLPTR) (0:6)
14262		0E58		SP1B	JSB	LUP2			ZERO	UBA	UBB	IOR					UBB <- TRLX&ASR(2) (6:10)
14264																	If T = 0 go to LUP2
14265		0E59			ADD					0002	SP1B	ADDL					TRLLINK <- TRLX&ASR(2) (6:10)
14267		0E5A	RF	UBB	ADD							ADD					UBB <- TRLPTR + 2
14269		0E5B			ADD					UBA	INC						Read TRLSERVICETIME1 into OPA
14271		0E5C			ADD							ADD					Read TRLSERVICETIME2 into OPB
14273		0E5D		OPA	ADD							ADD					waiting for the reads to complete
14275												ADD					UBA <- TRLSERVICETIME1
14276		0F5E	UBA	RB	SUB					UBB	RA	LINK					UBB <- TRLSERVICETIME2
14278		0E5F	UBA		ADD							ADD					TRLSERVICETIME1,2 <- TRLSERVICETIME1,2-TIME
14279		0F60	LUF2	0010	RD	ANDL						ADD					
14281																	BKX4
14282		0E61		0208	RC	ADDL				UBA		JSB	LUP3				ZERO
14284																	
14285		0E62		UBA		ADD				ROX4	000F	RD	ANDL				If CODE (11:1) = 0 go to LUP3
14287																	Read abs(REQ+%1010) into OPA
14288		0E63		FFFE		ADDL					000F	UBB	SUBL				UBB <- CODE (11:1) = 0
14290																	NZRO
14291																	The next 4 lines will set up the mask to clear the correct bit in the TRBC 0,X instruction.
14292		0F64		UBA		ADD				UBB	UBB	JSB	NMSK				UNC
14294		0E65			ADD							ADD					The mask is already set up, so go to NMSK
14295		0F66	MSK	UBA		ADD				UBB		CAD					
14296		0F67		UBA		CSL				UBB		ADD	MSK				NZRO
14297		0F68		UBA		ADD				UBB		ADD					
14298		0F69		UBA		ADD				UBB		ADD					

		TMRQ Instruction										COMMENT				
		***** ALU A *****					***** ALU B *****									
C. S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
14299	OE6A	NMSK	UBA	OPA	AND			DATA			ADD					Clear bit, write it back to abs(REQ+%1010)
14301	OE6B	LUP3	0009	RF	ADDL				1000	SP2B	ADDL			RH		UBA <- address of TRLTRACEWORD
14303																UBB <- TRLX + %10000
14304	OE6C		UBA		ADD			WRX3			ADD					Set up to write into TRLTRACEWORD
14306	OE6D		RH		ADD			DATA			JSB	TBFL			F1	TRLTRACEWORD <- TRLX + %10000
14308																IF F1, GO TO TBFL
14309	OE6E				ADD				0003		ADDL		RA	CCA	NEXT	SET CC TO CCE AND EXIT
14311	OE6F				ADD						ADDL					Store 3 in TOS
14313	OE70				ADD				UBB		ADD		RA	CCA	NEXT	Set CC to CCG and exit
14315	OE71	DY25			ADD				0019		ADDL		RA			Store 25 in TOS
14317	OE72				ADD				UBB		ADD		RA	CCA	NEXT	Set CC to CCG and exit
14319	OE73	DY26			ADD				001A		ADDL		RA			Store 26 in TOS
14321	OE74				ADD				UBB		ADD		RA	CCA	NEXT	Set CC to CCG and exit
14323	OE75	TBFL	FFFF		ADDL				0004		ADDL		RA			Store 4 in TOS
14325	OE76				ADD				UBA		ADD		RA	CCA	NEXT	Set CC to CCL and exit





```

RECORD NO C.S. ADDR ***** ALU A ***** ALU B *****
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
14440 * IF EVENT > MAKEEVENTNUMBER THEN *
14441 * RETURN; *
14442 * *
14443 * DISABLE; *
14444 * push(z); push(s); assemble(sub); *
14445 * *
14446 * if TOS<34 then return; <<MMstat cant stand a stack overflow>> *
14447 * *
14448 * TOS := SYSBASE D; *
14449 * *
14450 * ASSEMBLE(XCHD); *
14451 * SAVE 'DB := TOS; *
14452 * *
14453 * *
14454 * *
14455 * << Save procinx, event, and parms into MONBUF >> *
14456 * *
14457 * SMONBUF(SMONDIX) := PCBPT; *
14458 * SMONBUF(X := X + 1) := EVENT; *
14459 * SMONBUF(X:=X+1) := P1; *
14460 * SMONBUF(X:=X+1) := P2; *
14461 * SMONBUF(X:=X+1) := P3; *
14462 * SMONBUF(X := X + 1) := P4; *
14463 * SMONBUF(X := X + 1) := P5; *
14464 * SMONBUF(X := X + 1) := P6; *
14465 * *
14466 * *
14467 * *
14468 * *
14469 * << IF THE END OF THE BUFFER HAS BEEN REACHED, >> *
14470 * << SET THE BUFFER INDEX TO THE START OF THE >> *
14471 * << BUFFER AND RESET THE TIME STAMPS IN THE >> *
14472 * << FIRST ENTRY. THIS ENTRY CONTAINS TWO TIME >> *
14473 * << TIME STAMPS INDICATING THE LAST TWO TIMES >> *
14474 * << WRAP AROUND HAS OCCURED. TIME STAMPS ARE >> *
14475 * << TWO WORDS IN LENGTH. >> *
14476 * *
14477 * *
14478 * IF (SMONDIX := SMONDIX + SMON'ENTRY'SIZE) >= *
14479 * SMONBUFSIZE THEN *
14480 * *
14481 * BEGIN <<MONBUF WRAP AROUND>> *
14482 * *
14483 * SMONDIX := SMON'ENTRY'SIZE; *
14484 * TOS := TIMER; <<GET NEW TIME STAMP>> *
14485 * TOS := SMONBUF(0); <<GET OLD TIME STAMP>> *
14486 * TOS := SMONBUF(X:=X+1); *
14487 * SMONBUF(X:=X+2) := TOS; <<SAVE OLD TIME STAMP>> *
14488 * SMONBUF(X:=X-1) := TOS; *
14489 * SMONBUF(X:=X-1) := TOS; <<SAVE NEW TIME STAMP>> *
14490 * SMONBUF(X:=X-1) := TOS; *
14491 * *
14492 * END; <<MONBUF WRAP AROUND>> *
14493 * *
14494 * END <<POSITIVE EVENT>> *
14495 *

```

```

14496 * ELSE *
14497 * *
14498 * BEGIN <<NEGATIVE EVENT>> *
14499 * *
14500 * TOS := -EVENT; *
14501 * *
14502 * IF (EVENT := TOS) > MAXEVENTNUMBER THEN *
14503 * RETURN; *
14504 * *
14505 * DISABLE; *
14506 * TOS = SYSBASE D; *
14507 * ASSEMBLE(XCHD); *
14508 * SAVE'DB := TOS; *
14509 * *
14510 * END; <<NEGATIVE EVENT>> *
14511 * *
14512 * *
14513 * << IF A MONITOR RUN IS REQUESTED THEN LOG THE EVENT >> *
14514 * << TO THE MEASBUF DOUBLE BUFFER SET AND CALL MEASIO >> *
14515 * << WHEN A BUFFER IS FILLED. >> *
14516 * *
14517 * *
14518 * IF (TOS:=MEASFLAG) THEN *
14519 * *
14520 * BEGIN <<MEASUREMENT ENABLED>> *
14521 * *
14522 * *
14523 * << COMPUTE THE GROUP ID (MODULO 10) AND TEST ITS >> *
14524 * << CORRESPONDING MEASUREMENT ENABLE FLAG. >> *
14525 * *
14526 * *
14527 * TOS := EVENT/10; *
14528 * ASSEMBLE(TRBC I1); *
14529 * *
14530 * TOS := IF = THEN MEAS'MSK0 ELSE MEAS'MSK1; *
14531 * *
14532 * ASSEMBLE(STBX; TBC 0,X; DDEL); *
14533 * *
14534 * *
14535 * *
14536 * << IF THE EVENT IS ENABLED FOR MONTIORING, DUMP IT >> *
14537 * << TO THE CURRENT MEASUREMENT BUFFER. IF THE BUFFER >> *
14538 * << IS FILLED, CALL "MEASIO" TO WRITE THE BUFFER TO >> *
14539 * << TAPE AND SWITCH TO THE OTHER BUFFER. >> *
14540 * *
14541 * *
14542 * *
14543 * IF <> THEN <<TEST ENABLE FLAG>> *
14544 * *
14545 * BEGIN <<EVENT ENABLED>> *
14546 * *
14547 * ASSEMBLE(TBC 14); <<TEST GROUP FLAG>> *
14548 * OFFSET := IF = THEN 0 ELSE MEASBUFSIZE; *
14549 * *
14550 * TOS := TIMER; *
14551 * ASSEMBLE(XCH); *

```

C. S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

14552 * MEASBUF(INTEGER(MEAS'IDX) + OFFSET) := TOS; *
14553 * MEASBUF(X:=X+1) := TOS; *
14554 * MEASBUF(X := X + 1) := PCBPT; *
14555 * MEASBUF(X:=X+1) := EVENT; *
14556 * MEASBUF(X:=X+1) := P1; *
14557 * MEASBUF(X:=X+1) := P2; *
14558 * MEASBUF(X:=X+1) := P3; *
14559 * MEASBUF(X := X + 1) := P4; *
14560 * MEASBUF(X := X + 1) := P5; *
14561 * MEASBUF(X := X + 1) := P6; *
14562 *
14563 * IF (MEAS'IDX := MEAS'IDX + MEAS'ENTRY'SIZE) >= *
14564 * MEASBUFSIZE THEN *
14565 * *
14566 * BEGIN <<WRITE BUFFER>> *
14567 * *
14568 * MEAS'IDX := 0; *
14569 * ASSEMBLE(TCBC 14; DUP); <<SWITCH BUFFER FLAG>> *
14570 * MEASFLAG := TOS; <<SAVE IN CASE INTERRUPTED>> *
14571 * TOS := 0; <<RESULT>> *
14572 * TOS := MEAS'LDEV; <<TAPE LDEV>> *
14573 * TOS := 1; <<MEASIO WRITE REQUEST>> *
14574 * TOS := CONVERT' POINTER TO DOUBLE' ADDRESS(MEASBUFPTR); *
14575 * TOS := TOS + OFFSET; *
14576 * TOS := MEASBUFSIZE; <<MEASBUF SIZE>> *
14577 * TOS := MEAS'PLAB; <<MEASIO LABEL>> *
14578 * *
14579 * TOS := SYSBASE D; *
14580 * ASSEMBLE(XCHD;DDEL); *
14581 * *
14582 * ASSEMBLE(PCAL 0); <<CALL MEASIO>> *
14583 * *
14584 * *
14585 * *
14586 * << ON RETURN FROM "MEASIO", CHECK THE TAPE STATUS >> *
14587 * << AND MARK THE APPROPRIATE MEASFLAG BIT: >> *
14588 * << MEASFLAG(12:1) - TAPE ERROR >> *
14589 * << MEASFLAG(13:1) - END OF TAPE >> *
14590 * << MEASFLAG(14:1) - BUFFER SELECT >> *
14591 * << MEASFLAG(15:1) - MEASIO ENABLE >> *
14592 * *
14593 * DEL; <<DELETE TAPE STATUS WORD>> *
14594 * *
14595 * IF << THEN <<TEST TAPE STATUS>> *
14596 * *
14597 * BEGIN <<TAPE STATUS>> *
14598 * *
14599 * IF > THEN TOS.(13:1) := 1 <<END OF TAPE>> *
14600 * ELSE TOS.(12:1) := 1; <<TAPE ERROR>> *
14601 * *
14602 * TOS.(15:1) := 0; <<CLEAR MEASIO ENABLE>> *
14603 * *
14604 * END; <<TAPE STATUS>> *
14605 * *
14606 * END; <<WRITE BUFFER>> *
14607 *

```

```
14608            *            END; <<EVENT ENABLED>>            *
14609            *            *            *            *
14610            *            MEASFLAG := TOS;            <<RESTORE MEASFLAG>>            *
14611            *            *            *            *
14612            *            END <<MEASUREMENT ENABLED>>            *
14613            *            *            *            *
14614            *            *            *            *
14615            *            ELSE            *            *
14616            *            *            *            *
14617            *            DEL;            <<DELETE MEASFLAG>>            *
14618            *            *            *            *
14619            *            TOS := SAVE'DB;            *            *
14620            *            ASSEMBLE{XCHD};            *            *
14621            *            DDEL;            *            *
14622            *            *            *            *
14623            *            END; <<MMSTAT>>            *
14624            *            *            *            *
14625            *            *****
```





MSTA Instruction		***** ALU A *****					***** ALU B *****					COMMENT				
C S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC		SFNC	STOR	SPEC	SKIP
14706	OE8E		0205	UBB	ADDL				UBA	OPB	ADD					Compute offset of TRLDTIME1 Partial SYS_CLK_CTR = TR + LR
14708	OE8F			UBA	ADD			ROX4	UBB	XR31	ADD			SP3B		Read TRLDTIME1 into OPA
14711																Full SYS_CLK_CTR = TR + LR + CR (from XR31)
14712	OE90		FFFE	UBA	ADDL				UBA	INC				ROX4		Compute offset of TRLNUMDAYS Read TRLDTIME2 into OPB
14714																LSW of MS_PER_DAY; shifted right one bit
14715	OE91		2E00		ADDL			SP4A	UBA	ADD				ROX4		Read TRLNUMDAYS into OPB
14717																Perform doubleword add, where NUM_TICKS =
14718	OE92		OPA	ADD				SP0A	SP3B	OPB	LINK			RG		SPOA_RG = 0, SYS_CLK_CTR+TRLDTIME1, TRLDTIME2
14720																Get LSW of MS_PER_DAY (15C00) into SP4A
14721	OE93			SP4A	ADD			LSL SP4A	0526		ADDL			SP3B		Get MSW of MS_PER_DAY into SP3B
14723									RG	UBA	LINK			RF		Perform doubleword subtract, where Z =
14724	OE94		SPOA	UBB	SUB									RF		UBA, RF = NUM_TICKS - MS_PER_DAY
14726																If Z < 0, less than a day has passed - skip
14727	OE95		UBA	JSB	MMTM			NEG		OPB	ADD			RF		Put TRLNUMDAYS into RF
14729																Set NUM_TICKS = Z so under a day's ticks
14730	OE96		UBA	ADD				SP0A		RF	ADD			RG		for both words involved (SPOA, RG)
14732																NUM_OF_DAYS = TRLNUMDAYS - 23, skip next line
14733	OE97				ADD				FFE9	OPB	ADDL			RF	ZERO	if NUM_OF_DAYS is zero (0)
14735																Otherwise [TRLNUMDAYS-23 (> 0) increment it,
14736	OE98				ADD					OPB	INC			RF		since we have subtracted a day's ticks
14738																Clear out SPOA for the upcoming multiply
14739	OE99		MMTM		ADD			SP0A		BKX5	ADD			BKX4		Restore the queue's bank register
14741										RD	ADD					Put MSW of NUM_TICKS into RE for safekeeping
14742	OE9A		SPOA		ADD			RE						ROX4		Read old time stamp MSW from entry(0)
14744																Set up for multiply - 32 bits wide
14745	OE9B				ADD						REPW				001F	using RREGA, RREGB * SPOA, SP3B, SP4A
14747																Multiply NUM_OF_DAYS * MS_PER_DAY to giving
14748	OE9C			UBA	MPAD				RF	UBB	LINK				DCTR CTRO	total number of ms since load (mod 24 days)
14750																Need this line for the multiply to work
14751	OE9D		UBA	ADD						UBB	ADD					correctly - pipeline effects
14753																Perform doubleword add, where RESULT =
14754	OE9E		SPOA	RE	ADD				SP3B	RG	LINK			SP2B		UBA, SP2B = (NUM_OF_DAYS*MS_PER_DAY)+NUM_TICK
14756																Read old time stamp (LSW) from entry(1)
14757	OE9F			RD	INC				ROX4	UBA	ADD				DATA	Write new time stamp (MSW) into entry(0)
14759																Write new time stamp (LSW) into entry(1)
14760	OEAO			SP2B	ADD					DATA	OPB	ADD				Get old time stamp (MSW) from OPB
14762																Write old time stamp (MSW) into entry(2)
14763	OEAI			UBB	ADD					DATA	ADD					- this moves the old stamp up so we have 2
14765																Write old time stamp (LSW) into entry(3)
14766	OEAA			OPA	ADD					DATA	0008	ADDL			SP1B	Set SMON_INDEX to 8 (entry 1 - we wrapped)
14768																Set up address of SMON_INDEX for write
14769	OEAA		MMDN		RH	ADD			WRX3		ADD					Write SMON_INDEX back (possibly wrapped)
14771										DATA	ADD					Return to caller!!!
14773	OEAA		MMXT		SP1B	ADD					ADD					NEXT
14775											ADD					NOP to keep system happy
14777	GEA/										ADD					NOP to keep system happy

PAGE 293  
RECORD  
NO

C.S.  
ADDR

RSW Instruction  
\*\*\*\*\* ALU A \*\*\*\*\*      \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK    RREG SREG FUNC SFNC STOR SPEC SKIP    COMMENT

10/ 2/86    9:27 AM

14782            %0F00  
14783            \*\*\*\*\*  
14784            \*            RSW -- READ SWITCH REGISTER INSTRUCTION            \*  
14785            \*            \*\*\*\*\*  
14786            \*  
14787    0F00    RSW            JSZ    PSHM            SR7            SP4A    JSL    IOLT            ODD    Empty one TOS; JMP if I/O instruction  
14789    0F01            ADD            EPSH    00B2            ADDL            CTR            EPSh; SET CTR FOR SWCH REGISTER  
14791    0F02            ADD            Wait around for CTR  
14793    0F03            ADD            REGN    ADD            RH    CCA    NEXT    (S):-SWITCH REGISTER 0; NEXT INSTRUCTION  
14795    0F04            ADD

		WARMSTART CODE														
		***** ALU A *****					***** ALU B *****									
C.S.	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
14797																
14798																
14799		*	WMST													* this routine resets any extra IOAs that may be
14800		*														* installed on the system.
14801		*														*
14802		*														*
14803																
14804	OF05	WMST	OC02		ADDL			1000		ADDL		XR1				UBA := go BUSY cmd; XRb1 := write command
14806	OF06		0054		ADDL	XRO			UBA	ADD			BUSC			XRAD := enable masks cmd (will be swapped);
14808																Go BUSY
14809	OF07	WMS1		RF	ADD					JSL	L2PF	BKX5		UNC		UBA (11:2) := IMB #;
14811																BKX5 := 0, jump to get physical IOA #
14812	OF08			UBA	JSB	**+3	NEG	B000		ADDL		SP3B				Don't reset if IOA not present;
14814																SP3B := IOCL command
14815	OF09				ADD				XR1	JSL	IOMS	SP3B		UNC		SP3B := write IMBI reg# 0, flush IOA
14817	OF0A		XRO	ADD	SWAB	RG				JSL	IOMS			UNC		RG := enable masks command, enable masks
14819	OF0B		0080	RF	ADDL	RF		0180	RF	SUBL						RF := next IOA #: UBB = 0 if done
14821	OF0C		XR15	ADD					UBB	JSB	WMS1			NZRO		UBA := load or dump? Jump back if not done
14823	OF0D			JSZ	CLDE	SF1			UBA	JSL	DUMP			EVEN		Jump to dump else jump to load, set F1 to
14825																inhibit checksum & module mapping if load

PAGE 295  
RECORD  
NO

CHANNEL CHECK ROUTINE

10/ 2/86 9:27 AM

	C.S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
14827	OF0E	CKCH	E020		ADDL		XR13		RG	JSL	CPEX				ZERO	ERROR CODE; #CPEX IF NO SPOLL2 RESPONSE
14829	OF0F			RG	ADD			NEG	0900	ADDL			XR24			; REG# 9
14831	OF10				ADD			RSB	4008	ADDL			SP3B			
14832	OF11				ADD					JSL	IOR		BKX5		ZERO	
14833	OF12				ADD		XR14	F1HB	RG	ADD	RRZ		BKX5	CF5B		
14834	OF13		UBA		ADD	LSR	XR12			JSL	PAUL				UNC	

ADJUST NUMBER OF TOS REGISTERS															
***** ALU A ***** ***** ALU B *****															
C.S.	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
NO	ADDR														
14836															
14837															
14838															
14839															
14840															
14841															
14842															
14843															
14844															
14845															
14846															
14847															
14848															
14849															
14850															
14851	OF14	ADJS	SR	RH	SUB		NZRO	SR	RH	SUB		ZERO			Done if SR = n, otherwise adjust # of TOS
14853	OF15				ADD		RSB			ADD		PSHR			Return or save return address
14855	OF16		SR	RH	JSBS	ADJ1	NCRY			ADD					Jump if SR < n
14857	OF17				SM	INC	WRS		SM	INC		SM	DCSR		Write @ SM+1; Increment SM, decrement SR
14859	OF18				QDWN	ADD	DATA	Z	SM	JSZC	STOI		SM	NEG	Write QDWN; Stack overflow if SM > Z
14861	OF19				UNC	JSB	ADJS			ADD					Do again; Restore return address
14863	OF1A	ADJ1		SM	ADD		ROBS	FFFF	SM	ADDL		SM			Read @ SM; Decrement SM
14865	OF1B		UBA	Q	JSZC	STU1	NCRY	SR		ADD		CTR	INSR		Stack underflow if SM < Q; Increment SR
14867	OF1C				JSB	ADJS	UNC			OPB	ADD		REGN	POPR	Do again; Store (SM) into TOS register.
14869															restore return address
14870	OF1D				ADD					ADD					

Optional Instruction Decoding

C.S. ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

14872 *****
14873 *
14874 * Optional Instruction Decoding (Group 7)
14875 *
14876 * This module decodes the Group 7 optional instructions. At
14877 * this time this only includes the instructions DDIV and DMUL
14878 * Therefore, a jump table approach is not used. CIR.(12:4)
14879 * is verified to be of the form 100x and then the jump is mad
14880 * to the instruction code. Otherwise the unimplemented
14881 * instruction trap is taken. The SR preadjust is set to zero
14882 * because of those unimplemented instructions.
14883 *
14884 *****
14885 *
14886 * $LUT INSTR=DMUL/DDIV:0 010 000 101 11x xxx, ENTRY=GRP7
14887 *
14888 OF1E GRP7 000F CIR ANDL 0008 ADDL ZERO UBA := CIR.(12:4); UBB := mask for bit 12
14889 OF1F UBA UBB AND NZRO 0006 UBA ANDL SKIP if bit 12 set; Skip if CIR.(13:2) = 0
14892 OF20 JSZ TRP UNIMPLEMENTED UNIMPLEMENTED instruction trap
14894 OF21 FFFD ADDL SP4A JSJ TRP UNIMPLEMENTED UNIMPLEMENTED instruction trap
14896 OF22 ADD ADD DMDV UNIMPLEMENTED UNIMPLEMENTED instruction trap
14898 OF23 ADD ADD UNIMPLEMENTED UNIMPLEMENTED instruction trap
14899 *

```

14901  
14902  
14903  
14904  
14905  
14906  
14907  
14908  
14909  
14910  
14911  
14912  
14913  
14914  
14915  
14916  
14917  
14918  
14921  
14922  
14923  
14925  
14927  
14929  
14931  
14933  
14935  
14937  
14939  
14941  
14943  
14945  
14947  
14949  
14951

```

*****
*
*       The entry point decodes the single word opcodes in the
*       range %020460/020476. The opcode %020477 denotes a double
*       word opcode. Flag 5 is turned on if the user is not in
*       split stack mode, off if the user is in split stack mode.
*       Flag 1 is turned on. Flag 2 is set to the least significant
*       bit of the opcode for SDEC and PB/DB testing. BKK3 is
*       zeroed for Bank 0 addressing with the CST in XBR, PARC, ENDP,
*       and code segment set up. The table is indexed by pairs
*       since most instructions occupy an even-odd pair of opcodes.
*       Instructions which occupy only a single word opcode are
*       distinguished by Flag 2.
*****
*
* $LUT INSTR=COBL:0 010 000 100 11,ENTRY=COBL,DSPL=4
*
* %1000
*
1000 COBL   DSPL ADD   LSR           COBT   ADDL LBL
1001   UBA  UBB  ADD           WRX3   DB   ADD
1002           ADD           NFSS   UBB  DL   SUB
1003           ADD           CF1    Z   DB   SUB
1004           ADD           RAR           ADD
1005           DSPL CSR           HBF2           ADD
1006           CIR  ADD           SP4A   OPB  ADD
1007 COBT           ADD           JSL  ALGN UNCL
1008           ADD           ABSN           UNCL
1009           ADD           JSZ  TRP   UNCL
100A           ADD           JSZ  TRP   UNCL
100B           ADD           JSL  EDIT  UNCL
100C           ADD           JSL  CMPS  UNCL
100D           JSB   XBR   NF2         JSB  PARC UNCL
100E           JSB   ENDP NF2         ADD           F2

```

```

OPCODE (12:4); TABLE ADDRESS
YRA:=TABLE START+OFFSET;
SKIP IF NOT SPLIT BANKS OR DB < DL
SPLIT STACK IF SPLIT BANK OR DB < DL OR DB > Z
RAR:=YRA; F5:=SPLIT STACK; SKIP IF SO
F2:=OPCODE (15:1); NOT SPLIT STACK MODE
RANDOM INDEXED BRANCH; SAVE SECOND WORD OP.
OPCODE BRANCH TABLE; ALGN (%020460/1)
ABSN (%020462/3)
UNIMPLEMENTED INSTRUCTION (%020464/5)
UNIMPLEMENTED INSTRUCTION (%020466/7)
EDIT (%020470/1)
CMPS (%020472/3)
XBR (%020474); PARC (%020475)
ENDP (%020476);

```



```

14954 *****
14955 *
14956 *       If the single word opcode is %020477, then the second
14957 *       word of the opcode is decoded here. P is incremented for
14958 *       the second word of the opcode. Second word opcodes greater
14959 *       than %51 are invalid. Flag 2 is set to bit 14. This table
14960 *       is indexed in groups of four to decode most instructions
14961 *       which have a multiple of four opcodes. All instructions
14962 *       have at least two opcodes and Flag 2 is used to determine
14963 *       these cases.
14964 *
14965 *****
14966 100F      002A      ADDL      P      INC      P      RONP      INCREMENT P FOR DOUBLE WORD INSTRUCTIONS
14967 1010      SP1B     ADD      LSR      UBA      SP1B     JSZC     TRP      NCRY      MAX VALID OPCODE = %51
14968 1011      UBA      ADD      LSR      COB2      ADDL     LBL
14969 1012      UBA      UBB      ADD      WRX3      SP1B     CSR      RAR      HBF2     TICB     YRA := TABLE START + INDEX
14970 1013      SP1B     ADD      RAR      UBB      CSR      HBF2     TICB     RAR := YRA; F2 := OPCODE {14:1}
14971 1014      SP1B     ADD      SP4A      ADD      RSB      RANDOM INDEXED BRANCH
14972 1015      COB2      ADD      JSZ      TRP      UNIMPLEMENTED INSTRUCTIONS(%0/3)
14973 1016      JSZ      TRP      NF2      JSL     CMPT     F2      UNIM {%4/5}; COMPARE STRINGS TRANSLATED(%6/7)
14974 1017      ADD      JSB      TCCS     UNIMPLEMENTED INSTRUCTIONS(%0/3)
14975 1018      ADD      JSB      TCCS     UNIMPLEMENTED INSTRUCTIONS(%0/3)
14976 1019      ADD      JSL     CVND     UNIMPLEMENTED INSTRUCTIONS(%0/3)
14977 101A      ADD      JSL     CVND     UNIMPLEMENTED INSTRUCTIONS(%0/3)
14978 101B      ADD      JSL     CVND     UNIMPLEMENTED INSTRUCTIONS(%0/3)
14979 101C      ADD      JSL     CVND     UNIMPLEMENTED INSTRUCTIONS(%0/3)
14980 101D      JSB      LDW      NF2      JSB     LDDW     F2      LOAD WORD(%40/41); LOAD DOUBLE WORD(%42/43)
14981 101E      JSB      TR      NF2      JSL     ABSD     F2      TRANSLATE(%44/45); ABS DECIMAL(%46/47){CSTX}
14982 101F      ADD      TR      NF2      JSL     NEG     NF2     ;NEGATE DECIMAL(%50/51)

```

COMMENT

```
15001 *****  
15002 *  
15003 * LDW *  
15004 *  
15005 * 1. Pull the RBA parameter into the TOS registers if it does *  
15006 * not already exist. *  
15007 * 2. Pop the RBA parameter if the SDEC = 1. *  
15008 * 3. Calculate the effective bank address (EA). *  
15009 * 4. PUSH a TOS register to memory to make room for the word *  
15010 * to be loaded if necessary. *  
15011 * 5. Perform bounds checking DL <= EA <= SR+SM if not in split *  
15012 * stack mode. If the bounds test fails in DB-S area, then *  
15013 * 32k is added to the effective address to check the DL-DB *  
15014 * area and bounds checking is performed again. *  
15015 * 6. Fetch the word at the effective address. *  
15016 * 7. Determine whether the effective address falls in memory *  
15017 * or a TOS register, and place the appropriate value in *  
15018 * the return parameter. *  
15019 * 8. Return if the RBA is even. *  
15020 * 9. Increment the effective address and fetch the following *  
15021 * word. Bounds check the new effective address. *  
15022 * 10. Determine whether the new EA falls in memory or a TOS *  
15023 * register. Combine the left byte of the appropriate value *  
15024 * with the right byte of the previous word to form a word *  
15025 * which spans the two words and place in the return *  
15026 * parameter. *  
15027 * 11. Done. *  
15028 *****  
15029 *****
```



```
15080 *****  
15081 * * * * *  
15082 * LDDW * * * * *  
15083 * * * * *  
15084 * 1. PULL the RBA parameter into the TOS registers if it does * *  
15085 * not already exist. * *  
15086 * 2. POP the RBA parameter if the SDEC = 1. * *  
15087 * 3. Calculate the effective bank address (EA). * *  
15088 * 4. PUSH 2 TOS registers into memory to make room for the * *  
15089 * double word to be loaded if necessary. * *  
15090 * 5. Performs bounds checking DL <= EA <= SM+SR if not in split * *  
15091 * stack mode. If the bounds test fails in the DB-S area, * *  
15092 * then 32k is added to the effective address to check the * *  
15093 * DL-DB area and bounds checking is performed again. * *  
15094 * 6. Fetch the word at the effective address. * *  
15095 * 7. Determine whether the EA falls in memory or a TOS register * *  
15096 * and place the appropriate value in the first word of the * *  
15097 * return parameter. * *  
15098 * 8. Increment EA, bounds check, and fetch the next word in * *  
15099 * the bank. * *  
15100 * 9. Determine whether the second word falls in memory or a TOS * *  
15101 * register and place the appropriate value in the second * *  
15102 * word of the return parameter. * *  
15103 * 10. Return if the RBA is odd. * *  
15104 * 11. Increment EA again, bounds check, and fetch the next word * *  
15105 * of the bank. * *  
15106 * 12. Combine the right byte fo the first word and left byte of * *  
15107 * the second word to form a new first word. * *  
15108 * 13. Determine whether the new effective address falls in * *  
15109 * memory or a TOS register. Combine the left byte of the * *  
15110 * appropriate value with the right byte of the second word * *  
15111 * to form a new second word. * *  
15112 * 14. Done. * *  
15113 * * * * *  
15114 *****
```



```
15174 *****  
15175 *  
15176 * LDWC - DL-DB Bounds test and fetch *  
15177 * *  
15178 * 1. Add 32K to effective address and refetch. *  
15179 * 2. Bounds test SM >= EA >= DL. *  
15180 * 3. Return. *  
15181 *  
15182 * LDW1 - Make room for 1 TOS register in LDW *  
15183 * *  
15184 * 1. Increment SM. *  
15185 * 2. Write bottom TOS register to SM+1. *  
15186 * 3. Check for stack overflow. *  
15187 * 4. Reread ALUA operand. *  
15188 * 5. Return. *  
15189 * *  
15190 * LDW2 - Make room for 2 TOS registers in LDDW *  
15191 * *  
15192 * 1. Add 2 to SM. *  
15193 * 2. Write bottom two TOS registers to SM+1, SM+2. *  
15194 * 3. Check for stack overflow. *  
15195 * 4. Reread ALUA operand. *  
15196 * 5. Return. *  
15197 * *  
15198 *****
```

15200  
15201  
15202  
15203  
15204  
15205  
15207  
15208  
15210  
15212  
15213  
15214  
15215  
15216  
15217  
15219  
15220  
15222  
15223  
15225  
15226  
15227  
15228  
15229  
15230  
15231  
15233  
15234  
15236  
15237  
15239  
15240  
15242

ADDR	LABL	RREG	SREG	FUNC	SPNC	STOR	SPSK	RREG	SREG	FUNC	SPNC	STOR	SPEC	SKIP	COMMENT
															DL-DB BOUNDS CHECKING
1043	LDWC			ADD				8000 RH		ADDL					RH
															EXTENDED BOUNDS CHECK FOR DL-DB ADD 32K TO EA
1044		UBB	DL	BNDE				SP3B UBB		BNDE					
1045		RH		ADD			ROD			ADD					RSB
															BOUNDS TEST S >= EA AND EA >= DL (2527) FIRE UP MEMORY AND RETURN W/O S KILL (2527)
															MAKE ROOM FOR ONE TOS REGISTER TO BE LOADED
1046	LDW1		SM	INC			WRS		SM	INC			SM	DCSR	WRITE AT SM+1 SM <= SM+1; SR <= SR-1
1047			QDWN	ADD			DATA Z		SREG	JSZC		STO2			NEG
															STORE LAST TOS REGISTER CHECK FOR STACK OVERFLOW
1048			RH	ADD			ROD			ADD					RSB
															REFETCH WORD RETURN
															MAKE ROOM FOR TWO TOS REGISTERS TO BE LOADED
1049	LDW2		SM	INC			WRS			ADD					DCSR
															WRITE AT SM+1 SR <= SR - 1
104A			QDWN	ADD			DATA		UBA	INC			SM	DCSR	STORE LAST TOS REGISTER SM <= SM + 2; SR <= SR - 1
104B			QDWN	ADD			DATA Z		SREG	JSZC		STO2			NEG
															STORE NEXT TO LAST TOS REGISTER CHECK FOR STACK OVERFLOW
104C			RH	ADD			ROD			ADD					RSB
															FETCH WORD RETURN

15244  
15245  
15246  
15247  
15248  
15249  
15250  
15251  
15252  
15253  
15254  
15255  
15256  
15257  
15258  
15259  
15261  
15262  
15264  
15266  
15267  
15269  
15270  
15272  
15273  
15275  
15278  
15278  
15280  
15282  
15283  
15285

```
*****
*
*   PARC
*   1. Get at least 3 valid TOS registers.
*   2. Swap segment #'s in the STATUS register and S-1.
*   3. Calculate new P and fetch the instruction.
*   4. Calculate current delta P and store in S-3.
*   5. If the code segment #'s are not equal
*      then goto CSEG -- the code segment set up routine.
*   6. Bounds check PB <= new P <= PL.
*   7. Update P.
*   8. Next instruction.
*****
104D PARC   STA  ADD  RRZ  SPOA                JSZ  PUL2                SRL2
104E      0003  ADDL JSZS  PULM          NCRY          P      ADD      RH
104F      SR   UBA  JSZS  PULM          NCRY          P      ADD      RH
1050      STA  ADD  LLZ                RB          ADD  RRZ  SP1B
1051      STA  ADD          RB          UBA  UBB  IOR    SP2B
1052      RH   PB  SUB          RC          3FFF RC  ANDL  SP3B
1053      UBB  ADD          SPOA          4000 RC  ANDL  UBB  ADD          (CSTX)
1054      UBB  ADD          SPOA          4000 RC  ANDL  UBB  ADD          (CSTX)
1055      SPOA SP1B JSBS CSEG          NZRO  UBB  XR12 JSBS CSEG          NZRO
1056      JSB  CNXT          UNC  SP3B  PB  ADD          RONP
```

COMMENT

```
EXTRACT CURRENT SEGMENT NUMBER FROM STATUS
NEED VALID RA,RB
-
GET ANOTHER TOS REGISTER IF SR < 3
RH := CURRENT P
CURRENT STATUS INFO
SP1B := NEW SEGMENT #
RB := CURRENT STATUS
SP2B := NEW STATUS
RC := CURRENT DELTA P
SP3B := NEW DELTA P
UBB := NEWMAP FLAG
SPOA := NEWMAP FLAG
EXTERNAL BRANCH?
EXTERNAL BRANCH IF PHY MAP <> NEW MAP (CSTX)
JUMP TO BNDS CHECK AND NEXT (CSTX)
READ NEXT INSTRUCTION IF INTERNAL BR (CSTX)
```





```
15354 *****  
15355 * * * * *  
15356 * CSEG * * * * *  
15357 * * * * *  
15358 * 1. Determine whether segment entry is in CST (<192) or in * * * * *  
15359 * extended CST (>192). * * * * *  
15360 * 2. Read pointer to the CST table (0,0) if CST; (0,1) if CSTX. * * * * *  
15361 * 3. Read CST table length contained in the first word of the * * * * *  
15362 * CST table. * * * * *  
15363 * 4. Read new P bank contained in the third word of the table * * * * *  
15364 * entry for the segment. * * * * *  
15365 * 5. Read AMRTL/4 contained in first word of the table entry * * * * *  
15366 * for the segment. * * * * *  
15367 * 6. If CST table length = 0, then CST length violation abort. * * * * *  
15368 * 7. If segment number = 0 or segment # > CST table length, * * * * *  
15369 * then CST violation abort. * * * * *  
15370 * 8. Get new P bank. * * * * *  
15371 * 9. Set reference bit in AMRTL/4 and rewrite the word. * * * * *  
15372 * 10. Fetch PB location for segment from the fourth word of the * * * * *  
15373 * table entry for the segment and get new PB. * * * * *  
15374 * 11. Get new PL = PB + (L/4)*4 - 1. * * * * *  
15375 * 12. Trap to mode violation if mode in STATUS register is * * * * *  
15376 * non-privileged and the new segment is privileged. * * * * *  
15377 * 13. Jump to Absence/Trace handler if the code segment is * * * * *  
15378 * absent or if calls and returns are being traced. * * * * *  
15379 * 14. Read next instruction. * * * * *  
15380 * 15. Bounds check PB <= new P <= PL. * * * * *  
15381 * 16. Update P, BNKP, PB, PL, and STATUS registers. * * * * *  
15382 * 17. Next instruction * * * * *  
15383 * * * * *  
15384 *****
```

NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSP	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
15386																*****
15387																*
15388																* CST EXTENSION CHANGES FOR COBOL INSTRUCTIONS PARC, ENDP, XBR
15389																*
15390																* EXPECTED SP1B:= NEWSEG, SPOA:= NEWMAPFLAG
15391																*
15392																* RETURNS OPA:= ABS(0) OR ABS(1), RH:= SEG NUMBER
15393																*
15394																*****
15395																*
15396	1067	CSEG	0292		ADDL		RH		ADD							UBA=%1222 (2319 2334)
15398	1068				ADD				ADD							NOP FOR POSSIBLE TIMING PROBLEM (2336)
15400	1069				ADD			ROX3	ADD							READ ABS(0); RH:= SEG, JUMP IF SEG= 0 (2319)
15402	106A			SPOA	JSB	CONT		NZRO	RH	SP1B	JSZ		CSTV	RH	ZERO	JUMP IF NEWMAPFLAG > 0; UBB:=0292 (2320 2334)
15404	106B	UBB			CAD					UBB	INC					UBA:= 291; READ NRPMSSEGS (ABS %1223) (2320)
15406	106C				ADD					UBA	ADD					UBA=SEG; READ LSTT BANK (ABS %1221) (2320)
15408	106D			SP1B	INC			ROX3	UBA	OPB	JSBS	CONT				READ ABS(1); JUMP IF SEG < NRPMSSEGS (2320)
15410	106E				JSB	CONT		ZERO	0292		ADD					JUMP IF SEG=NRPMSSEGS; UBB:=292 (2320 2336)
15412	106F				ADD			ROX3		OPB	ADD					RD LSTT ADDR (ABS %1222); UBB:=LSTT BNK (CSTX)
15414	1070				JSB	*+2		NZRO		UBB	ADD		BKX3			JUMP IF LSTT BANK < 0; BKX3:=LSTT BNK (CSTX)
15416	1071				JSZ	CSTV		ZERO		UBA	ADD					JUMP TO CSTV IF LSTT ADDR = 0 (CSTX)
15418	1072				ADD		RH			UBA	ADD					RH:= LSTT; READ LSTT(0) (CSTX)
15420	1073				ADD					ADD						
15421	1074			SP1B	ADD	LSL			OPB	ADD						UBA:= SEG*2; UBB:= LSTT(0) (CSTX)
15423	1075	UBB		SP1B	JSZS	CSTV		NCRY	UBA	RH	ADD					JUMP TO CSTV IF SEG > LSTT(0) (CSTX)
15425																READ LSTT(SEG*2) (CSTX)
15426	1076				ADD			ROX3		ADD						READ ABS(0); BKX3:= 0 (CSTX)
15428	1077				ADD				OPB	JSZ	CSTV	RH				RH:= LSTT(SEG*2); JMP TO CSTV IF ZERO (CSTX)
15430	1078	CONT	SPOA		ADD				SP4A	ADD			XR3			UBA:= NEWMAP FLAG; DELTA P FOR ENDP (CSTX)
15432	1079				ADD		SPOA	F1HB	UBA	ADD						SAVE XBR.PARC (1)/ ENDP(0) ENTRY FLAG
15434																BKX5 := NEWMAP FLAG (2635)
15435	107A				OPA	ADD		ROX3	RH	RH	INC	LSL	CF1	NPRV		READ CST ENTRY LENGTH
15437																(SEG# * 4) + 2; F1 := NON PRIVELEGED MODE
15438	107B	UBA	UBB	ADD		SP4A	ROB3	RH	RH	ADD	LSL		SF1			READ NEW P BANK#
15440																(SEG# * 4); F1 := PRIVELEGED MODE FROM STA
15441	107C	RREG	UBB	ADD				ROX3	UBB	JSZ	CSTV					READ AMRTL/4
15443																CST VIOLATION IF SEG# = 0
15444	107D	OPA	JSZ	CTLV		ZERO	OOFF	OPB	ANDL				XR0			CST LENGTH VIOLATION IF CTL = 0
15446																SET NEW P BANK
15447	107E	OPA	ADD			RH		RH	UBA	JSZC	CSTV					RH := AMRTL/4
15449																CST VIOLATION IF SEG# > CSTL
15450	107F	2000	UBA	IORL				SP4A	INC							TURN ON REFERENCE BIT IN AMRTL/4
15452																READ PB LOCATION FOR NEW SEGMENT
15453	1080	UBA	ADD			DATA	OFFF	UBA	ANDL							REWRITE AMRTL/4 WITH NEW REFERENCE BIT
15455																MASK OFF L/4
15456	1081	OPA	ADD	LSL		HBF2	UBB	UBB	ADD	LSL						F2 := MODE BIT FROM CST
15458																CODE SEGMENT LENGTH
15459	1082	UBB	CAD		SP4A			OPB	ADD							CODE SEGMENT LENGTH - 1
15461																SET NEW PB FROM CST ENTRY
15462	1083	RH	CSL					UBB	UBA	ADD						GET BIT(0), WORD(0) OF CST ENTRY IN
15464																THE LSB OF UBA (2635)
15465																SET PL := NEW PB + LENGTH - 1
15466	1084	UBA	JSZC	CSTV		ZERO		JSZ	TRP6							GO TO CST VIOLATION IF TRYING TO (2635)
15468																ACCESS A FREE ENTRY (2635)
15469																MODE VIOLATION IF CODE=PRIV AND STA=NONPRIV
15470	1085	SPOA	ADD			HBF2		BKX5	ADD							F2 := XBR.PARC (1)/ ENDP(0) ENTRY FLAG



```

*****
15500 *
15501 *
15502 *   CABT
15503 *
15504 *   1. Set trap parameter SPOA to zero.
15505 *   2. Clear Flag 1 for trap routine.
15506 *   3. Write all TOS registers to memory and set SR = 0.
15507 *   4. Write a 4 word stack marker to memory containing X, new
15508 *      delta P (from RB for trace bit if ENDP), new STATUS, and
15509 *      delta Q.
15510 *   5. Update SM and Q.
15511 *   6. Jump to the interrupt handler with either the absence
15512 *      or trace label.
15513 *
*****
15514 *
15515 108F CABT      ADD      SPOA      ADD      CF1 F2  TRAP PARAMETER = 0
15516 *              OPA ADD      HBF2      XR3 ADD      SP3B  F2 <= ABSENCE BIT FROM AMRTL/4
15517 1090          OPA ADD      HBF2      XR3 ADD      SP3B  DELTA P WITH TRACE BIT FOR ENDP
15518 1091          SM  INC      WRS  SR  SM  REPC      SM  DCSR SRZ  WRITE TOS REGISTERS AT SM+1,2,...
15519 *              QDWN ADD     DATA      ADD      DCSR SRL2  NEW SM
15520 1092          X    ADD      DATA SP3B  ADD      CLSR    EMPTY TOS REGISTERS TO MEMORY
15521 1093          UBB  ADD     DATA 0004 SM  ADDL     SM      UNTIL NO TOS REGISTERS ARE LEFT
15522 1094          SP2B ADD     RD  DATA  UBB  ADD      Q      X => STACK MARKER
15523 1095          UBB  Q  SUB     DATA      ADD      INCN    DELTA P: NO TOS REGISTERS LEFT
15524 1096          JSZ  IR1     F2  9F01  ADDL     SP1B  DELTA P => STACK MARKER
15525 1097          JSZ  IR1     UNC  A001  ADDL     SP1B  ACCOUNT FOR NEW STACK MARKER WITH SM
15526 1098          JSZ  IR1     UNC  A001  ADDL     SP1B  STATUS => STACK MARKER
15527 *              JSZ  IR1     UNC  A001  ADDL     SP1B  POINT Q TO NEW STACK MARKER
15528 *              JSZ  IR1     UNC  A001  ADDL     SP1B  DELTA Q => STACK MARKER
15529 *
15530 *
15531 *
15532 *
15533 *
15534 *
15535 *
15536 *
15537 *
15538 *
15539 *
15540 *
15541 *
15542 *
15543 *
15544 *

```

COMMENT

```

15546          SNOWARN
15547          *
15548          *
15549          *   TCCS
15550          *
15551          *   1.  Make room for the return parameter in RH to be pushed
15552          *       on the stack.
15553          *   2.  Default return parameter - FALSE (0);
15554          *   3.  Check for undefined condition code in the STATUS
15555          *       register. If so, then next instruction.
15556          *   4.  Construct a G-E-L 3 bit mask from the two bit condition
15557          *       code contained in the status register. L and E map to
15558          *       the same bits, but G must be specifically set when the
15559          *       condition code is zero
15560          *   5.  If any bits in the STATUS register and opcode G-E-L
15561          *       masks match, then set the return parameter to true.
15562          *   6.  Next instruction.
15563          *
15564          *
15565          *
15566          *****
15566 1099  TCCS          ADD          RH          JSZ  PSHM          SR7  DEFAULT RETURN VALUE IS FALSE
15568          PUSH 1 TOS REG FOR RETURN VALUE IF FULL
15569 109A  0300 STA  ANDL          0007 SP1B ANDL  RG          MASK OFF STATUS CONDITION CODE BITS
15571          MASK OFF INSTRUCTION G-E-L FIELD
15572 109B  FCFF STA  IORL          UBA          ADD  SWAB SP2B EPSH NZRO  %FFFF IF UNDEFINED CONDITION CODE
15574          G-E-L MASK FOR L & E CONDITION
15575 109C  UBA          INC          NZRO 0004  ADDL  SP2B          TEST FOR UNDEFINED CONDITION CODE
15577          G-E-L MASK FOR G
15578 109D  ADD          NEXT          ADD          FALSE AND NEXT INST. IF UNDEFINED CON. CODE
15580          -
15581 109E  RG  SP2B AND          ZERO          ADD          ANY BITS IN THE G-E-L MASKS MATCH?
15583          -
15584 109F  CAD          RH          ADD          NEXT          TRUE (-1) IF ANY BITS MATCH
15586          NEXT INSTRUCTION
15587          SNOWARN

```

```

15589 *****
15590 *
15591 *      CMPS / CMPT
15592 *      -----
15593 *
15594 *      1. Adjust the number of TOS registers (4-CMPS,5-CMPT).
15595 *      2. Initialize target info if target length > 0 using
15596 *          either PB or DB relative info.
15597 *      3. Initialize source info if source length > 0.
15598 *      4. Branch to appropriate comparison routine.
15599 *
15600 *****
15601 10A0 CMPT 0005      ADDL      RH              ADD          SF4B UNC
15602 *
15603 *
15604 10A1 CMPS          SP4A ADD          EVEN 0004      ADDL      RH
15605 *
15606 10A2              ADD          SF3A              JSLZ ADJS      UNC
15607 *
15608 10A3          RA   RC   IOR          0020      ADDL      RF
15609 *
15610 *
15611 10A4              SM   ADD          SPOA          UBA          JSB   CM21      ZERO
15612 *
15613 10A5              JSB   CM18          NF3A   RC          JSB   CMS1      ZERO
15614 *
15615 10A6          RD          ADD   LSR          BNKD ADD   BNX4
15616 *
15617 10A7          UBA   DB   ADD          RH   ROD          SM   JSB   *+2   SP3B      NF5B
15618 *
15619 *
15620 10A8          UBA   DL   JSBS CM19          NCRY   UBB   UBA   JSBS CM19          NCRY
15621 *
15622 10A9  CMSO RD          CSR          HBF2   RH          ADD          XRO   ROX4
15623 *
15624 10AA  CMS1 RB          ADD   LSR          RA          JSB   CM30      ZERO
15625 *
15626 10AB  UBA   DB   ADD   RH   ROD          SM   JSB   *+2   NF5B
15627 *
15628 10AC  UBA   DL   JSBS CM19          NCRY   UBB   UBA   JSBS CM19          NCRY
15629 *
15630 10AD  RH          ADD   XRO          RB          ADD          CF1   EVEN
15631 *
15632 10AE  RC          JSB   CM12          ZERO          ADD          SF1
15633 *
15634 *
15635 *
15636 *
15637 *
15638 *
15639 *
15640 *
15641 *
15642 *
15643 *
15644 *
15645 *
15646 *

```

```

NEED 5 TOS REGISTERS FOR COMPARE TRANSLATED
F4 SIGNALS TRANSLATION NEEDED
PB/DB TARGET STRING?
NEED 4 TOS REGISTERS FOR COMPARE STRINGS
F3A-DB RELATIVE TARGET STRING
ADJUST THE NUMBER OF TOS REGISTERS
ARE BOTH SOURCE AND TARGET LENGTHS ZERO
BLANK FOR FILL CHARACTER
UPPER LIMIT FOR SOURCE BOUNDS TESTS
DONE IF BOTH LENGTHS ARE ZERO
PB RELATIVE TARGET?
TARGET LENGTH = 0?
TARGET RBA/2
TARGET BANK IS DB RELATIVE
FETCH FROM TARGET BANK ADDRESS
SKIP BOUNDS TEST IF SPLIT STACK MODE;
UPPER LIMIT FOR TARGET BOUNDS TESTS
BOUNDS TEST TARGET ADDRESS >= DL
BOUNDS TEST TARGET ADDRESS <= SM
F2 DETERMINES EVEN OR ODD TARGET BYTE
TARGET OPERATIONS PERFORMED IN ALUB
SOURCE RBA/2 (0903)
SOURCE LENGTH = 0?
FETCH FROM SOURCE BANK ADDRESS
SKIP BOUNDS TEST IF SPLIT STACK MODE
BOUNDS TEST SOURCE ADDRESS >= DL
BOUNDS TEST SOURCE ADDRESS <= SM
SOURCE OPERATIONS PERFORMED IN ALUA
F1 DETERMINES EVEN OR ODD SOURCE BYTE
TARGET LENGTH = 0?
ODD SOURCE BYTE

```

NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
15648																
15649																
15650																
15651		LOOP														
15652																1. Extract the appropriate source and target bytes.
15653																2. Update the RBA's and lengths.
15654																3. Translate source and/or target bytes if CMPT.
15655																4. Compare source and target bytes.
15656																5. Fetch next source and/or target word if needed.
15657																6. Check for interrupts.
15658																WHILE source and target lengths are both > 0.
15659																
15660	10AF	CMS2	OPA	ADD	LRZ	RG	NF1		OPB	ADD	LRZ	SP1B	NF2			EVEN SOURCE BYTE
15662																EVEN TARGET BYTE
15663	10B0	CMS3	OPA	ADD	RRZ	RG			OPB	ADD	RRZ	SP1B				ODD SOURCE BYTE
15665																ODD TARGET BYTE
15666	10B1	RA		CAD		RA				ADD						DECREMENT SOURCE LENGTH
15668																
15669	10B2	RB		INC		RB				ADD						INCREMENT SOURCE RBA
15671																
15672	10B3	RC		CAD		RC				ADD						DECREMENT TARGET LENGTH
15674																
15675	10B4	RD		INC		RD				JSB	CM15			F4B		INCREMENT TARGET RBA
15677																TRANSLATE IF CMPT
15678	10B5	RA		JSB	CMS7	ZERO	RG	SP1B	JSBS	CM20				NZRO		SOURCE LENGTH = 0?
15680																ARE THE SOURCE AND TARGET BYTES EQUAL?
15681	10B6			JSB	CMS4	F1	RC		JSB	CM11				ZERO		FETCH NEXT SOURCE WORD?
15683																TARGET LENGTH = 0?
15684	10B7			JSB	CMS5	F2								SF1		FETCH NEXT TARGET WORD?
15686																SIGNAL ODD SOURCE BYTE
15687	10B8			JSB	CMS3	UNC								SF2		NEXT ITERATION FOR BOTH ODD BYTES
15689																SIGNAL ODD TARGET BYTE
15690	10B9	CMS4	XRO	INC		XRO	ROD							CF1	F2	FETCH NEXT SOURCE WORD
15692																SIGNAL EVEN SOURCE BYTE; FETCH TARGET TOO?
15693	10BA	SPOA	UBA	BNDE			SF2		JSB	CMS2				UNC		BOUNDS TEST EA <= SM; SIGNAL ODD TARGET BYTE
15695	10BB	CMS5		JSB	CMS6	TEST		XRO	INC		XRO	ROX4				NEXT ITERATION IF ODD TARGET BYTE
15696																INTERRUPT PENDING?
15698	10BC			JSB	CMS2	F3A	SP3B	UBB	BNDE					CF2		FETCH NEXT TARGET WORD
15699																NEXT ITERATION IF DB RELATIVE TARGET
15701	10BD			JSB	CMS2	UNC	SP3B	SREG	UBNE							BOUNDS TEST EA <= SM; SIGNAL EVEN TARGET
15702																NEXT ITERATION
15704	10BE	CMS6		ADD												BOUNDS TEST EA <= PL IF PB RELATIVE
15705																LOCAL INTERRUPT HANDLER
15707																CMPS/CMPT?
15708	10BF			JSZ	IRDN	ZERO	FFFF	P	ADDL		P					SLOWLY TO SYSTEM INTERRUPT HANDLER
15710																DECREMENT P FOR CMPT (DOUBLE WORD OP CODE)



```

*****
15712 *
15713 *
15714 * 1. Fetch next target word if needed.
15715 * 2. Use blank (translated if CMPT) for source byte.
15716 * LOOP
15717 * 3. Extract the appropriate target byte.
15718 * 4. Update the target RBA and length.
15719 * 5. Translate target byte if CMPT.
15720 * 6. Compare source (blank) and target bytes.
15721 * 7. Fetch the next target word if needed.
15722 * 8. Check for interrupts.
15723 * WHILE target length > 0.
15724 *
*****
15725 *
15726 10C0 CMS7 RF ADD RG RC JSB CM21 ZERO USE BLANK FOR SOURCE BYTE
15727 * BOTH SOURCE AND TARGET LENGTHS = 0?
15728 *
15729 10C1 ADD JSB CM17 F4B -
15730 * TRANSLATE BLANK IF CMPT
15731 10C2 JSB CMS8 F2 JSB CM10 NF2 FETCH NEXT TARGET WORD?
15732 * SAME TARGET WORD?
15733 *
15734 *
15735 *
15736 *
15737 10C3 CMS9 ADD OPB ADD LRZ SP1B NF2 -
15738 * EVEN TARGET BYTE
15739 10C4 CM10 RC CAD RC OPB ADD RRZ SP1B SF2 DECREMENT TARGET LENGTH
15740 * ODD TARGET BYTE. SIGNAL ODD TARGET BYTE
15741 * INCREMENT TARGET RBA
15742 *
15743 10C5 RD INC RD JSB CM16 F4B TRANSLATE IF CMPT
15744 * TARGET LENGTH = 0?
15745 10C6 RC JSB CM21 ZERO RG SP1B JSBS CM20 NZRO SOURCE AND TARGET BYTES EQUAL?
15746 * INTERRUPTS PENDING?
15747 10C7 JSB CMS6 TEST JSB CM10 NF2 NEXT ITERATION IF TARGET RBA IS EVEN
15748 *
15749 10C8 CMS8 ADD XRO INC XRO ROX4
15750 *
15751 *
15752 *
15753 10C9 JSB CMS9 F3A SP3B UBB BNDE CF2
15754 *
15755 *
15756 *
15757 *

```





```

15869          $NOWARN
15870          *****
15871          *
15872          *   Translate target byte.
15873          *
15874          *   1. Do not translate target if PB relative.
15875          *   2. Use target byte as an index into translation table.
15876          *   3. Fetch the word containing the translated target byte.
15877          *   4. Extract the left/right byte.
15878          *   5. Return for comparison.
15879          *
15880          *   Translate source byte.
15881          *
15882          *   1. Use source byte as an index into the translation table.
15883          *   2. Fetch the word containing the translated source byte.
15884          *   3. Extract left/right byte.
15885          *   4. Return for comparison.
15886          *
15887          *****
15888          10E4 CM16          ADD          F3A          ADD          PB OR DB RELTIVE TARGET?
15889          15890          10E5          ADD          RSB          ADD          -
15891          15893          10E6 CM26 RE  SP1B ADD  LSR          ADD          PSHR          PB RELATIVE TARGET NEEDS NO TRANSLATION
15894          15896          10E7          UBA DB  ADD          RH  ROD          SM  JSB  **2          NF5B          -
15897          15899          10E8          UBA DL  JSBS CM19          NCRY  UBB  UBA  JSBS CM19          NCRY          TRANSLATION TABLE INDEXED BY TARGET BYTE/2
15900          15902          10E9          OPA  ADD          RE  SP1B ADD          POPR ODD          SAVE RETURN ADDRESS
15903          15905          10EA          XRO  ADD          ROD  UBA  ADD  LRZ  SP1B          UNC          FETCH FROM TABLE BANK ADDRESS
15906          15908          10EB          ADD          RREG          ADD  RRZ  SP1B          EXTRACT EVEN OR ODD BYTE
15909          15911          10EC          ADD          RSB          ADD          EXTRACT THE SOURCE WORD
15912          15914          *          EXTRACT THE ODD BYTE
15915          15916          *          TRANSLATION FINISHED
15917          15919          10ED CM17 RE  RG  ADD  LSR          ADD          PSHR          TRANSLATION TABLE INDEXED BY SOURCE BYTE/2
15920          15922          10EE          UBA DB  ADD          RH  ROD          SM  JSB  **2          NF5B          SAVE RETURN ADDRESS
15923          15925          10EF          UBA DL  JSBS CM19          NCRY  UBB  UBA  JSBS CM19          NCRY          FETCH FROM TABLE BANK ADDRESS
15926          15928          10F0          OPA  ADD          RE  RG  ADD          POPR ODD          SKIP BOUNDS TEST IF SPLIT STACK
15929          15931          10F1          UBA          ADD  RRZ  RG          UBA  ADD  LRZ  RG          BOUNDS TEST TABLE EA >= DL
15932          15934          10F2          XRO  ADD          ROD          ADD          RSB          BOUNDS TEST TABLE EA <= SM
15935          SWARN          EXTRACT WORD CONTAINING TRANSLATED BYTE
          EXTRACT EVEN OR ODD BYTE?
          EXTRACT ODD BYTE
          EXTRACT EVEN BYTE
          REFETCH THE SOURCE WORD
          TRANSLATION FINISHED

```

PAGE 319  
RECORD  
NO

COBOL II FIRMWARE INSTRUCTION SET - COMPARE STRINGS  
C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:27 AM

```
*****  
*  
*      PB relative target.  
*  
*      1. Initialize PB relative target info  
*  
*      DL-DB extended bounds test.  
*  
*      1. Add 32k to bank address and refetch.  
*      2. Re-perform bounds tests.  
*      3. Return.  
*  
*      FINISH.  
*      1. Set CCE if the strings are equal.  
*      2. Set CCG/CCL if the last bytes compared are not equal.  
*      3. Pop all TOS register parameters.  
*      4. Next instruction.  
*****  
15955 10F3 CM18 RD      ADD LSR          PL      ADD      SP38      TARGET RBA/2  
15956                                     UPPER LIMIT FOR BOUNDS TESTS OF TARGET  
15958                                     PB RELATIVE BANK ADDRESS  
15959 10F4      UBA  PB  ADD          RH          BNKP ADD      BKX4      TARGET BANK IS PB RELATIVE  
15961 10F5      UBA  PB  UBNE          PL  UBA  UBNE          BOUNDS TEST TARGET EA >= PB  
15962                                     BOUNDS TEST TARGET EA <= PL  
15964 10F6      JSB  CMS0      UNC          ADD          RETURN TO INITIALIZATION PHASE  
15965                                     -  
15967 *  
15968 *  
15969 *  
15970 10F7 CM19      SM  ADD          8000 RH  ADDL      RH          EXTENDED BOUNDS CHECK  
15972                                     ADD 32k TO EA FOR DL-DB BOUNDS CHECK  
15973 10F8      UBB  DL  BNDE          UBA  UBB  BNDE          BOUNDS TEST EA <= SM, EA >= DL (2527)  
15975 10F9      RH  ADD          ROD          ADD          RSB          FIRE UP MEMORY TO REFETCH AND RETURN  
15977                                     WITHOUT KILLING S (2527)  
15978 *  
15979 *  
15980 10FA CM20      ADD          UNC  RG  SP18 SUB          CCA          SKIP CCE SETTING FOR EQUAL STRINGS  
15982                                     SET CCG/CCL BASED ON LAST COMPARISON  
15983 10FB CM21      ADD          CCA          ADD          CLSR          SET CCE FOR EQUAL STRINGS  
15985                                     POP ALL PARAMETERS  
15986 10FC          ADD          ADD          NEXT          -  
15988 10FD CM30 RF      ADD          RG  UNC  JSB  CM17      F4B      NEXT INSTRUCTION  
15989                                     RG = RF: JUMP TO CM17 IF F4 (0903)  
15991 10FE          JSB  CMS9      UNC  ADD          JUMP TO CMS9 (0903)
```

ADDRESS	COBOL ADDR	LABEL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SPEC	SKIP	COMMENT
15994																	
15995																	
15996																	
15997																	
15998																	
15999																	
16000																	
16001																	
16002																	
16003																	
16004																	
16005																	
16006																	
16007																	
16008																	
16009																	
16010																	
16011	10FF	TR	0004		ADDL		RH			ADD				CF2			NEED 4 TOS REGISTERS FOR TRANSLATE
16013					ADD		CF1			JSLZ	ADJS			UNC			-
16014	1100				ADD												ADJUST THE NUMBER OF TOS REGISTERS
16016					ADD		LSR			RA	JSL	TR7		ZERO			TARGET RBA/2
16017	1101		RB		ADD		LSR										LENGTH = 0?
16019					UBA	DB	ADD	RH	ROD	SM	JSB	**2	SP3B	NF5B			EFFECTIVE TARGET ADDRESS; FETCH
16020	1102				UBA	DL	JSBS	TR8	NCRY	UBB	UBA	JSBS	TR8	NCRY			SKIP BOUNDS TESTS IF SPLIT STACK
16022	1103				UBA	DL	JSBS	TR8	NCRY	UBB	UBA	JSBS	TR8	NCRY			BOUNDS TEST TARGET EA >= DL
16023	1104				UBA	DL	JSBS	TR8	NCRY	UBB	UBA	JSBS	TR8	NCRY			BOUNDS TEST TARGET EA <= SM
16025	1104		RC		ADD		LSR		RH	ADD			RE	ROD			SOURCE RBA/2
16026	1104		RC		ADD		LSR		RH	ADD			RE	ROD			TARGET OPERATIONS PERFORMED IN ALUB
16028	1105		UBA	DB	ADD		RH	ROD		JSB	**2			NF5B			EFFECTIVE SOURCE ADDRESS; FETCH
16029	1105		UBA	DB	ADD		RH	ROD		JSB	**2			NF5B			SKIP BOUNDS TESTS IF SPLIT STACK
16031	1106		UBA	DL	JSBS	TR8		NCRY	SP3B	UBA	JSBS	TR8		NCRY			BOUNDS TEST SOURCE EA >= DL
16032	1106		UBA	DL	JSBS	TR8		NCRY	SP3B	UBA	JSBS	TR8		NCRY			BOUNDS TEST SOURCE EA <= SM
16034	1107		RH		ADD		RF			SP1B	JSB	TRN1		EVEN			SOURCE OPERATIONS PERFORMED IN ALUA
16035	1107		RH		ADD		RF			SP1B	JSB	TRN1		EVEN			SOURCE OPERATIONS PERFORMED IN ALUA
16037	1108				SM	ADD		SPOA		BNKD	ADD			BKX3			PB/DB RELATIVE TRANSLATION TABLE
16038	1108				SM	ADD		SPOA		BNKD	ADD			BKX3			SOURCE/TARGET UPPER BOUND
16040	1109				DL	ADD		SP4A		RD	ADD	LSR		SF4B			DB BANK FOR TRANSLATION TABLE
16043	110A		UBB	DB	ADD					DB	ADD			SP2B			LOWER BOUND FOR TRANSLATION TABLE
16044	110A		UBB	DB	ADD					DB	ADD			SP2B			TRANSLATION TABLE RBA/2; F4 := DB RELATIVE
16046	110B		UBA	DL	SUB					SP3B	UBA	SUB		TICB			EFFECTIVE ADDRESS OF FIRST WORD IN TABLE
16047	110B		UBA	DL	SUB					SP3B	UBA	SUB		TICB			TABLE BASE IS DB RELATIVE
16049	110C				JSB	TRN2		UNC	8000	SP2B	ADDL			SP2B			BOUNDS TEST TABLE ORIGIN >= DL
16050	110C				JSB	TRN2		UNC	8000	SP2B	ADDL			SP2B			BOUNDS TEST TABLE ORIGIN <= SM
16052	110D	TRN1	PB	ADD		SP4A				BNKP	ADD			BKX3	CF4B		ADJUST TABLE BASE BY 32K FOR DL-DB
16053	110E		SM	ADD		SPOA				PB	ADD			SP2B			LOWER BOUND FOR TABLE
16055	110E		SM	ADD		SPOA				PB	ADD			SP2B			PB BANK FOR TRANSLATION TABLE; F4 := PB REL.
16056	110F				ADD					PL	ADD			SP3B			SOURCE/TARGET UPPER BOUND
16058	110F				ADD					PL	ADD			SP3B			TABLE BASE IS PB RELATIVE
16059	1110	TRN2	RC	ADD				EVEN	RB	CSR				HBF2			UPPER BOUND FOR TRANSLATION TABLE
16081	1111				ADD			SF1		OPB	ADD	LLZ	RG				EVEN/ODD TARGET RBA
16082	1111				ADD			SF1		OPB	ADD	LLZ	RG				F2 := EVEN /ODD SOURCE RBA
16084	1112		RB	RC	JSBC	TR55		ZERO		ADD							F1 := ODD TARGET RBA
16085	1112		RB	RC	JSBC	TR55		ZERO		ADD							SAVE LEFT BYTE OF FIRST TARGET WORD
16087	1112		RB	RC	JSBC	TR55		ZERO		ADD							SPECIAL CASE FOR RIPPLE TRANSLATION
16088	1112		RB	RC	JSBC	TR55		ZERO		ADD							



```

16143 *****
16144 *
16145 * RIPPLE TRANSLATION
16146 *
16147 * extract left/right starting source byte.
16148 *
16149 * while COUNT > 0
16150 * loop
16151 * 1. decrement count.
16152 * 2. increment source and target RBA's.
16153 * 3. fetch translation table word containing translated byte
16154 * and bounds test the table address (PB/DB relative).
16155 * 4. extract the translated byte.
16156 * 5. write the target word and bounds test if both left and
16157 * right bytes have been filled.
16158 * endloop
16159 *
16160 *****
16161 1124 TR55 OPA ADD LRZ RH NF1 ADD LEFT INITIAL SOURCE BYTE
16162 *
16163 *
16164 1125 OPA ADD RRZ RH ADD UNC RIGHT INITIAL SOURCE BYTE
16165 *
16166 1126 TR6 RA JSB TR7 ZERO RH ADD RLZ RG UNC SKIP LEFT BYTE ASSIGNMENT ON FIRST ITERATION
16167 *
16168 *
16169 *
16170 1127 RA CAD RA ADD DECREMENT COUNT
16171 *
16172 *
16173 1128 RH RC ADD LSR RB INC RB [TABLE RBA + TABLE BYTE OFFSET]/2
16174 *
16175 *
16176 1129 UBA SP2B ADD ROX3 RC JSBI *+2 RC NF4B INCREMENT SOURCE RBA
16177 *
16178 *
16179 112A UBA SP4A BNDE UNC SP3B UBA BNDE UNC TABLE EFFECTIVE ADDRESS; FETCH
16180 *
16181 *
16182 112B RREG SP4A UBNE SP3B SREG UBNE UNC INCREMENT TARGET RBA; PB/DB RELATIVE?
16183 *
16184 *
16185 112C OPA ADD RH RC ADD EVEN BOUNDS TEST TABLE EA >= DL (DB RELATIVE)
16186 *
16187 *
16188 112D UBA ADD LRZ RH F2 UBA ADD RRZ RH BOUNDS TEST TABLE EA <= SM (DB RELATIVE)
16189 *
16190 *
16191 112E JSB TR6 UNC ADD SF2 BOUNDS TEST TABLE EA >= PB (PB RELATIVE)
16192 *
16193 *
16194 112F RE INC RE CF2 RG RH IOR DATA TRANSLATION TABLE WORD
16195 *
16196 *
16197 1130 JSB TR5 TEST UBA ADD ROD INDEXED TABLE RBA EVEN/ODD?
16198 *
16199 *
16200 1131 SPOA RE BNDE JSB TR6 UNC LEFT BYTE FOR EVEN RBA; STORE TARGET WORD?
16201 *
16202 *
16203 *

```

SWARN



PAGE 373  
RECORD  
NO

COBOL II FIRMWARE INSTRUCTION SET - TRANSLATE STRINGS  
C S \*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:27 AM

COMMENT

```
16205 *****
16206 *
16207 *      INTERRUPT HANDLING
16208 *
16209 *      1. Bounds test the target address just stored.
16210 *      2. Decrement P to restart the double word instruction.
16211 *      3. Branch to the interrupt handler.
16212 *
16213 *      TRANSLATION FINISHED
16214 *
16215 *      1. Store last target word and Bounds test if needed.
16216 *      2. Pop all the TOS register parameters.
16217 *      3. Next instruction.
16218 *
16219 *****
16220 1132 TR5 SPOA RE BNDE FFFF P ADDL
16221 16220
16222 16222
16223 1133 JSZ IRDN ZERO UBB ADD P
16224 16225
16226 *
16227 *
16228 1134 TR7 RE INC RE NF2 OPB ADD RRZ EPP4 NF2
16229 16228
16230 16230
16231 1135 SPOA UBA BNDE UBB RG IOR DATA
16232 16231
16233 16233
16234 1136 ADD ADD NEXT
16235 16234
16236 16236
16237 1137 TR8 ADD 8000 RH ADDL RH
16238 16237
16239 16239
16240 1138 UBB DL BNDE
16241 16240
16242 1139 RH ADD ROD RSB RSB
```

BOUNDS TEST TARGET ADDRESS JUST STORED  
DECREMENT P SINCE IS IS TWO WORD OPCODE  
SLOW JUMP SO THAT P GETS UPDATED FIRST  
RESET P FOR SECOND WORD OF DOUBLE OPCODE

INC TARGET EFFECTIVE ADDRESS; EVEN RBA?  
EXTRACT RIGHT BYTE OF LAST WORD; EVEN RBA?  
BOUNDS TEST TARGET EFFECTIVE ADDRESS  
UPDATE LAST TARGET WORD WITH LEFT BYTE  
-  
NEXT INSTRUCTION  
DL-DB BOUNDS CHECKING FOR BYTE ADDRESSES  
ADD 32K TO EFFECTIVE ADDRESS  
BOUNDS TEST SM >= EA, EA >= DL (2527)  
FIRE UP MEMORY AND RETURN W/O S KILL (2527)

```
16245 *****  
16246 *  
16247 * ABSN *  
16248 *  
16249 * 1. Get two valid TOS registers containing the source length *  
16250 * and the source RBA. *  
16251 * 2. If the source length is zero, then next instruction. *  
16252 * 3. If the source length > maximum (28 ascii digits) or < 0, *  
16253 * then signal an illegal length trap *  
16254 * 4. Convert the source RBA to an effective address and bounds *  
16255 * test. *  
16256 * 5. Initialize the source pointers and flags. *  
16257 * 6. Zerofill leading blanks. *  
16258 * for the first LENGTH-1 digits *  
16259 * loop *  
16260 * extract the current byte (left or right). *  
16261 * if the byte is not an ascii blank, then exit the loop. *  
16262 * replace the blank with an ascii zero. *  
16263 * if the current byte is the right byte *  
16264 * then rewrite the source word. *  
16265 * fetch the next source word, and *  
16266 * bounds test the new source address. *  
16267 * endif *  
16268 * endloop *  
16269 * 7. If the loop was exited on a non-blank character *  
16270 * then *  
16271 * back up the counter since the byte wasn't blank *  
16272 * rewrite the last source word if the left byte was zero *  
16273 * filled *  
16274 * endif *  
16275 *****  
16276 *****
```

RECORD NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
16278	113A	ABS N			JSZ	PULM		SRL2	SR	SM	JSZ	PUL2	SP3B		SRZ	NEED 2 TOS REGISTERS CONTAINING THE SOURCE STRING LENGTH AND RELATIVE BYTE ADDRESS
16280																DONE IF SOURCE LENGTH = 0
16281	113B	RA			JSB	ABS2		ZERO	FFE3		ADDL					MAXIMUM LENGTH IS 28 DIGITS
16283																ILLEGAL LENGTH TRAP IF LENGTH < 0 OR > MAX
16284	113C	RA	UBB		JSB	ABS2		CRRY	RB		ADD	LSR		SF4B		SOURCE RBA/2; SIGNAL ILLEGAL LENGTH
16286																SOURCE EFFECTIVE ADDRESS; FETCH
16287	113D	UBB	DB		ADD		RH	ROD			JSB	*+2		NF5B		SKIP BOUNDS TESTING IF IN SPLIT STACK MODE
16289																BOUNDS TEST SOURCE EA >= DL
16290	113E	UBA	DL		JSBS	AEBC		NCRY	SP3B	UBA	JSBS	AEBC		NCRY		BOUNDS TEST SOURCE EA <= S
16292																SOURCE EFFECTIVE ADDRESS
16293	113F	RH			ADD		SP4A				ADD					-
16295																-
16296	1140		OPA		ADD			SF3A	RA		CAO			CTR	CF4B	WORD CONTAINING LEADING BYTE
16298																NUMBER OF DIGITS EXCLUDING SIGN BYTE; RESET
16299																ILLEGAL SOURCE LENGTH FLAG
16300	1141	RB			CSR			HBF2	UBA		ADD	LLZ	SP1B			F2 DETERMINES IF SOURCE BYTE IS EVEN OR ODD
16302																SAVE LEFT BYTE IN CASE RIGHT STARTING BYTE
16303																
16304																
16305																
16306																
16307																
16308																
16310	1142		OPA		ADD	LRZ	RH	NF2			ADD					EXTRACT EVEN SOURCE BYTE IF EVEN RBA
16311																-
16313	1143		OPA		ADD	RRZ	RH	SF2			JSB	ABS0			CTRO	EXTRACT ODD SOURCE BYTE IF ODD RBA
16314																IF DIGITS REMAINING = 0, CHECK SIGN BYTE
16316	1144		0020		ADDL				3000		ADDL					CONSTANT FOR LEADING BLANK COMPARISON
16317																ZERO FILL FOR LEFT BYTE REPLACEMENT
16319	1145	RH	UBA		JSBS	*+5		NZRO	UBB		ADD				DCTR	F2
16320																IS CURRENT SOURCE BYTE A LEADING BLANK?
16322	1146		0030		ADDL				UBB		JSB	*-3	SP1B		UNC	DECREMENT # OF DIGITS REMAINING
16323																ZERO FILL FOR RIGHT BYTE REPLACEMENT
16325	1147	UBA	SP1B		XOR			DATA			ADD					SAVE LEFT BYTE ZERO FILL AND ITERATE IF EVEN
16326																COMBINE AND WRITE LEFT AND RIGHT BYTES
16328	1148				SP4A	INC		SP4A	ROD		ADD					-
16329																INCREMENT SOURCE EFFECTIVE ADDRESS; FETCH
16331	1149															-
16332																NEXT ITERATION
16333																BOUNDS TEST SOURCE EA <= S; SIGNAL EVEN RBA
16334																-
16335																-
16336																-
16337																-
16339	114A	RH	SP1B		IOR			NF2			ADD				ICTR	COMBINE LEFT AND RIGHT BYTES OF LAST WORD
16340																RETRY LAST SOURCE BYTE AS A DIGIT
16342	114B	UBA			ADD			DATA	0039		ADDL		SP2B			REWRITE LAST WORD IF CURRENT BYTE IS ODD
																CONSTANT ("9") FOR RANGE TEST

ZERO FILL LEADING BLANKS

CLEAN UP AFTER LEADING BLANK FILL

```
*****  
16344 *  
16345 *  
16346 * ABSN (continued) *  
16347 * *  
16348 * 1. Validate the remaining digits. *  
16349 * for the each remaining digit *  
16350 * loop *  
16351 * extract the current byte (left or right). *  
16352 * If the byte is not an ascii digit *  
16353 * then go to the trap exit. *  
16354 * If the current byte is the right byte *  
16355 * then *  
16356 * rewrite the source word. *  
16357 * fetch the next source word, and *  
16358 * bounds test the new source address. *  
16359 * endif *  
16360 * endloop *  
16361 * 2. Strip the possible overpunch from the last byte. *  
16362 * 3. Test the stripped byte for invalid ascii digit. *  
16363 * 4. Set the condition code for CCA based on the sign of the *  
16364 * source (only positive CCG or negative CCL). *  
16365 * 5. Rewrite the last source word containing the stripped sign *  
16366 * byte. *  
16367 * 6. Perform proper SDEC. *  
16368 * 7. Clear overflow bit in the STATUS register. *  
16369 * 8. Check for illegal ascii digit trap or illegal operand *  
16370 * length trap. *  
16371 * 9. Next instruction. *  
16372 * *  
16373 *****
```



16451  
16452  
16453  
16454  
16455  
16456  
16457  
16458  
16459  
16460  
16461  
16462  
16463  
16464  
16465  
16466  
16467  
16468  
16469  
16470  
16471  
16472  
16473  
16474  
16475  
16476  
16477  
16478  
16479  
16480  
16481  
16482  
16483  
16484  
16485  
16486  
16488

```

*****
*
*   ALGN
*
*   1. Get 4 valid TOS registers containing the source length,
*      source RBA, target length, and target RBA.
*
*   2. If either the source length or the target length are zero,
*      then next instruction.
*
*   3. Illegal source length trap if either the source or target
*      length are > 28 or the source leading > source length or
*      the target leading > target length.
*
*****
1162  ALGN 0004  ADDL  RH  ADD
16468 1163  FFE3  ADDL  SP4A  JSLZ ADJS  UNC
16471 1164  RA  ADD  RRZ  SPOA CF3A  RC  ADD  RRZ  SP3B CF4B
16474 1165  UBA  JSB  ALG2  ZERO  UBB  JSB  ALG2  ZERO
16477 1166  RA  ADD  LRZ  XR1  SF3A  RC  ADD  LRZ  XR1
16480 1167  SPOA UBA  JSBS ALG2  NCRY  SP3B UBB  JSBS ALG2  NCRY
16483 1168  RREG SP4A JSB  ALG2  CRRY  RREG SP4A JSB  ALG2  CRRY
16486 1169  SPOA XR1 SUB  XRO  CF3A  SP3B XR1  SUB  XRO

```

COMMENT

```

NEED 4 TOS REGISTERS CONTAINING OPERANDS
-
MAX SOURCE/TARGET COUNT LENGTH = 28 DIGITS
ADJUST THE # OF TOS REGISTERS
EXTRACT SOURCE COUNT; CLEAR LENGTH TRAP FLAG
EXTRACT TARGET COUNT; CLEAR ASCII DIGIT TRAP
DONE IF SOURCE COUNT = 0
DONE IF TARGET COUNT = 0
EXTRACT SOURCE TRAILING; SET LENGTH TRAP
EXTRACT TARGET TRAILING
SOURCE TRAILING < SOURCE COUNT?
TARGET TRAILING < TARGET COUNT?
SOURCE COUNT < MAX COUNT?
TARGET COUNT < MAX COUNT?
SOURCE LEADING, TARGET LEADING (2635)
RESET LENGTH TRAP FLAG (2635)

```



COMMENT

```

16549 *****
16550 *
16551 *   ALGN (continued)
16552 *
16553 *   1. Initialize the target pointers, bounds test, and set up
16554 *   for all target store/fetch operations to be performed
16555 *   in ALUB.
16556 *   2. Initialize the source pointers, bounds test, and set up
16557 *   for all source store/fetch operations to be performed
16558 *   in ALUA.
16559 *
16560 *****
16561 *
16562 1178   RD      ADD  LSR          RD      CSR          HBF2
16563 1179   UBA  DB  ADD          RH  ROD          JSB  *+2      NF5B
16564 117A   UBA  DL  JSBS AEBC      NCRY  RG   UBA  JSBS AEBC      NCRY
16565 117B   RB      ADD  LSR          RH      ADD   RF   ROD
16566 117C   UBA  DB  ADD          RH  ROD  RH      JSB  *+2  XR4      NF5B
16567 117D   UBA  DL  JSBS AEBC      NCRY  RG   UBA  JSBS AEBC      NCRY
16568 117E   RB      ADD          ODD  RH      ADD   RE
16569 117F   RB      ADD          CF1      OPB  ADD  LRZ  SP3B SF1
16570
16571
16572
16573
16574
16575
16576
16577
16578
16579
16580
16581
16582
16583
16584
16585
16586
16587

```

TARGET RBA/2  
F2 := EVEN/ODD TARGET BYTE  
TARGET EFFECTIVE ADDRESS  
SKIPS BOUNDS TESTS IF SPLIT STACK  
BOUNDS TEST EA >= DL  
BOUNDS TEST EA <= SM  
SOURCE RBA/2  
TARGET OPERATIONS IN ALUB  
SOURCE EFFECTIVE ADDRESS  
SKIP BOUNDS TESTS IF SPLIT STACK  
SAVE EFFECTIVE ADDR. OF FIRST TARGET (2635)  
BYTE IN XR4 (2635)



```
16589 *****  
16590 *  
16591 * ALGN (continued) *  
16592 * *  
16593 * 1. Define the valid digit range '0'..'9' and blank for filling *  
16594 * by '0'. *  
16595 * 2. If the number of leading source and target digits differs, *  
16596 * then do either 3 or 4. Otherwise continue with 5. *  
16597 * 3. If the number of leading target digits > leading source *  
16598 * digits, then zero fill the excess leading target digits. *  
16599 * 4. If the number of leading source digits > leading target *  
16600 * digits, then validate the excess leading source digits. *  
16601 * 5. Copy the remainder of the leading digits from the source *  
16602 * field to the target field. *  
16603 * 6. Copy the MIN(trailing source digits, trailing target digits) *  
16604 * digits from the source field to the target field. *  
16605 * 7. If the number of trailing source and target digits differs, *  
16606 * then do either 8 or 9. Otherwise continue with 10. *  
16607 * 8. If the number of trailing target digits > trailing source *  
16608 * digits, then zero fill the excess trailing target digits. *  
16609 * 9. If the number of trailing source digits > trailing target *  
16610 * digits, then validate the excess trailing source digits. *  
16611 * 10. If an illegal ascii digit is encountered, then go to the *  
16612 * trap handling section. *  
16613 *  
16614 *****
```

NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
16616	1180		0039		ADDL		SP0A		0030		ADDL		SP1B			UPPER BOUND FOR ASCII DIGIT TEST
16618																LOWER BOUND FOR ASCII DIGIT TEST
16619	1181		RF		CAD		RF		0020		ADDL		SP2B			SYNCHRONIZE TARGET BYTE EFFECTV ADDR (2307)
16621																USED FOR LEADING BLANK COMPARISONS
16622	1182			XRO	ADD				XRO		ADD					NUMBER OF LEADING SOURCE DIGITS
16624																NUMBER OF LEADING TARGET DIGITS
16625	1183		UBA	UBB	JSBS	FILL		NCRY	UBB	UBA	JSBS	VLB	BKX7		NCRY	ZEROFILL TARGET IF TL > SL
16627																VALIDATE SOURCE IF SL > TL
16628	1184				ADD				SP3B		JSB	ALG1	RH		F4B	-
16630																DONE IF ASCII DIGIT TRAP OCCURRED
16631	1185			XRO	ADD		SP4A		XR1		ADD		SP3B			DEFAULT MIN IS SOURCE LEADING LENGTH
16633																DEFALUT MIN IS TARGET TRAILING LENGTH
16634	1186		UBA	XR1	XFRS				XRO		ADD					RREGA.=SOURCE LEADING; UBA.=SOURCE TRAILING
16636																UBB.=TARGET LEADING
16637	1187		RREG	UBB	SUB			NCRY	SP3B	UBA	SUB				NCRY	MIN(SOURCE LEADING, TARGET LEADING)?
16639																MIN(SOURCE TRAILING, TARGET TRAILING)?
16640	1188			SREG	ADD		SP4A		SREG		ADD		SP3B			MIN IS TARGET LEADING LENGTH
16642																MIN IS SOURCE TRAILING LENGTH
16643	1189				ADD				RH		ADD		SP3B			-
16645																RESTORE LAST TARGET BYTE
16646	118A				ADD				SP3B	SP4A	JSB	VMLB	BKX7		NZRO	-
16648																VALIDATE AND MOVE SUM OF MINIMUMS
16649	118B			XR1	ADD				XR1		JSB	ALG1			F4B	UBA=SOURCE TRAILING;UBB=TARGET TRAILING
16651																DONE IF ASCII DIGIT TRAP OCCURRED (2307)
16652	118C		UBA	UBB	JSBS	FILL		NCRY	UBB	UBA	JSBS	VLB	BKX7		NCRY	ZEROFILL TARGET IF TF > SF
16654																VALIDATE SOURCE IF SF > TF
16655	118D				ADD			CF3A			JSB	ALG1			F4B	RESET LENGTH TRAP/LEADING BLANK FLAG
16657																DONE IF ASCII DIGIT TRAP





PAGE 335  
RECORD  
NO

COBOL II FIRMWARE INSTRUCTION SET - ALIGN NUMERICS  
C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

10/ 2/86 9:27 AM

```
16747 *****  
16748 *  
16749 * EXTENDED BOUNDS CHECK (DL-DB) *  
16750 *  
16751 * Bounds test an effective address that may be in DL-DB after *  
16752 * it has failed the DB-S inline bounds test. *  
16753 *  
16754 *****  
16755 *  
16756 11A5 AEBC ADD 8000 RH ADDL RH EXTENDED BOUNDS CHECKING FOR DL-DB  
16757 11A6 UBB DL BNDE RG UBB BNDE ADD 32K TO THE EFFECTIVE ADDRESS  
16758 11A7 RH ADD ROD RSB BOUNDS TEST EA <= SM, EA >= DL (2527)  
16759 RETURN IF OK W/O S KILL, FIRE UP MEM (2527)  
16761
```

COMMENT

```

16764 *****
16765 *
16766 * VALIDATE LEADING BLANKS
16767 *
16768 * 1. Bounds test the first byte.
16769 * 2. If the significance trigger has already been set, then
16770 * just validate the remaining digits.
16771 * 3. For each source byte
16772 * loop
16773 * extract the source byte from the current source word.
16774 * decrement the count.
16775 * if the source byte is not a blank, then exit the loop.
16776 * fetch the next source word and bounds test if needed.
16777 * endloop
16778 * 4. If all source bytes were processed, then return.
16779 * 5. Set the significance trigger and increment the number of
16780 * bytes remaining since the current byte is non-blank.
16781 *
16782 *****
16783 *
16784 11A8 VLB RG RE BNDE ADD PSHR BOUNDS TEST
16785 * SAVE THE RETURN ADDRESS
16786 11A9 JSB VLD F3A BXX7 SUB CTR LEADING BLANKS ALLOWED?
16787 * COMPLEMENT AND TRANSFER THE COUNT
16788 * EXTRACT LEFT SOURCE BYTE
16789 11AA OPA ADD LRZ RH NF1 ADD -
16790 * EXTRACT RIGHT SOURCE BYTE
16791 11AB OPA ADD RRZ RH SF1 JSB VRET CTRO ANY BYTES REMAINING?
16792 *
16793 11AC ADD DCTR -
16794 * DECREMENT BYTES REMAINING
16795 11AD JSB *-2 NF1 RH SP2B JSBS *+3 NZRO NEXT ITERATION FOR RIGHT BYTE
16796 * LEADING BLANK?
16801 11AE RE INC RE ROD ADD CF1 CTRO FETCH NEXT SOURCE WORD
16802 * SIGNAL LEFT BYTE
16803 11AF JSB *-5 UNC RG UBA BNDE NEXT ITERATION
16804 * BOUNDS TEST
16805 11B0 ADD SF3A ADD ICTR NON-BLANK ENCOUNTERED
16806 * RESET COUNTER
16807
16808
16809
16810

```



16849  
16850  
16851  
16852  
16853  
16854  
16855  
16856  
16857  
16858  
16859  
16860  
16861  
16862  
16863  
16864  
16865  
16866  
16867  
16868  
16869  
16870  
16871  
16873  
16874  
16876  
16877  
16879  
16880  
16882  
16883  
16885  
16888  
16889  
16891  
16892  
16894  
16895  
16897  
16898  
16900  
16901  
16903  
16904  
16906  
16907  
16909  
16910  
16912

```

*****
*
* VALIDATE AND ZERO FILL LEADING BLANKS
*
* 1. Bounds test the first byte.
* 2. If the significance trigger has already been set, then
* just validate the remaining digits.
* 3. For each source byte
* loop
* extract the source byte from the current source word.
* decrement the count.
* if the source byte is not a blank, then exit the loop.
* place a zero in the next target byte.
* write the target word if both bytes have been filled.
* fetch the next source word and bounds test if needed.
* endloop
* 4. If all source bytes were processed, then return.
* 5. Set the significance trigger and increment the number of
* bytes remaining since the current byte is non-blank.
*****

```

ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SPEC	SKIP	COMMENT
11B8	VMLB	RG	RE	BNDE				SP3B		ADD		RH	PSHR			BOUNDS TEST
				JSB	VMLD		F3A	BKX7		ADD		CTR				SAVE RETURN ADDRESS
11B9				ADD	LRZ	RH	NF1			ADD						LEADING BLANKS ALLOWED?
11BA			OPA	ADD	LRZ	RH	NF1			ADD						TRANSFER LENGTH TO COUNTER
11BB			OPA	ADD	RRZ	RH	SF1	RH	JSB	VRET	SP3B		CTRO			EXTRACT LEFT SOURCE BYTE
11BC				ADD				UBB		ADD	RLZ	SP3B	DCTR			EXTRACT RIGHT SOURCE BYTE
11BD				ADD				UBB		ADD	RLZ	SP3B	DCTR			ANY BYTES REMAINING?
11BE				ADD				UBB		ADD	RLZ	SP3B	DCTR			DECREMENT BYTES REMAINING
11BF		RE		INC	RE	ROD				ADD			CF1	CTRO		WRITE TARGET WORD?
11C0				JSB	*-6	UNC	RG	UBA	BNDE							LEADING BLANK?
11C1		RF		INC	RF		SP3B	SP1B	IOR							NEXT ITERATION FOR RIGHT BYTE
11C2		RG	UBA	BNDE		CF2		JSB	*-7					UNC		REPLACE BLANK WITH ZERO
11C3		RE		INC	RE	ROD				ADD				CF1	CTRO	FETCH NEXT SOURCE WORD
11C4				JSB	*-A	UNC	RG	UBA	BNDE							SIGNAL LEFT BYTE
11C5				ADD		SF3A	SP3B		ADD	LRZ	RH		ICTR			NEXT ITERATION

COMMENT

BOUNDS TEST  
SAVE RETURN ADDRESS  
LEADING BLANKS ALLOWED?  
TRANSFER LENGTH TO COUNTER  
EXTRACT LEFT SOURCE BYTE  
-  
EXTRACT RIGHT SOURCE BYTE  
ANY BYTES REMAINING?  
-  
DECREMENT BYTES REMAINING  
WRITE TARGET WORD?  
LEADING BLANK?  
NEXT ITERATION FOR RIGHT BYTE  
REPLACE BLANK WITH ZERO  
FETCH NEXT SOURCE WORD  
SIGNAL LEFT BYTE  
NEXT ITERATION  
BOUNDS TEST  
INCREMENT TARGET ADDRESS  
WRITE TARGET WORD  
BOUNDS TEST  
NEXT ITERATION FOR RIGHT BYTE  
FETCH NEXT SOURCE WORD  
SIGNAL LEFT BYTE  
NEXT ITERATION  
BOUNDS TEST  
NON-BLANK ENCOUNTERED  
RESET COUNTER



```

16914 *****
16915 *
16916 *   VALIDATE AND MOVE LEADING DIGITS *
16917 * *
16918 *   1. For each source byte *
16919 *     loop *
16920 *       Extract the source byte from the current source word. *
16921 *       Decrement the count. *
16922 *       Validate the ASCII digit. *
16923 *       Place the source byte in the next target byte. *
16924 *       Write the target word if both bytes have been filled. *
16925 *       Fetch the next source word and bounds test if needed. *
16926 *     endloop *
16927 *   2. Return; *
16928 *
16929 *****
16930 *
16931 11C6 VMLD   OPA  ADD  LRZ  RH  NF1      ADD          EXTRACT LEFT SOURCE BYTE
16932
16933
16934 11C7      OPA  ADD  RRZ  RH  SF1  RH    JSB  VRET SP3B   CTRO  EXTRACT RIGHT SOURCE BYTE
16935
16936
16937 11C8      XR3  ADD  LLZ          RF      INC          ANY BYTES REMAINING?
16938
16939
16940 11C9      UBB  XR4  SUB  NRZ  UBA      ADD          MASK LAST WORD OF SOURCE TO HI ORDER
16941 11CA      RH  UBB  IOR  XR3  SP3B     ADD          ADJUST RF TO BE SAME AS YREG A (2307)
16942 11CB      SPOA RH  JSBS VTRP  NCRY  RH  SP1B JSBS VTRP  NCRY  NOP IF NOT SHARED SRCE/TARGET WORD(2307)
16943
16944
16945 11CC      JSB  **+4  F2      ADD          IF SHARED MERGE SAVE JUST LEFT BYT(2307)
16946
16947
16948 11CD      ADD          SF2      JSB  *-6          ILLEGAL ASCII DIGIT TRAP?
16949
16950
16951 11CE      RE    INC  RE  ROD      ADD          WRITE TARGET WORD?
16952
16953 11CF      JSB  *-9          UNC  RG  UBA  BNDE     DCTR F1  DECREMENT BYTES REMAINING
16954
16955 11D0      RF    INC  RF          SP3B RH  IOR      DATA F1  SIGNAL RIGHT TARGET BYTE
16956
16957 11D1      RG  UBA  BNDE          CF2      JSB  *-A          UNC  NEXT ITERATION FOR RIGHT BYTE
16958
16959 11D2      RE    INC  RE  ROD      ADD          FETCH NEXT SOURCE WORD
16960
16961 11D3      JSB  *-D          UNC  RG  UBA  BNDE     CF1  CTRO  SIGNAL LEFT BYTE
16962
16963
16964
16965
16966
16967
16968
16969
16970

```

COMMENT



PAGE 341  
RECORD  
NO

COBOL II FIRMWARE INSTRUCTION SET - VALIDATE, MOVE, AND FILL  
C.S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:27 AM

17009  
17010  
17011  
17012  
17013  
17014  
17015  
17016  
17017  
17018  
17019  
17020  
17021  
17022  
17023  
17025  
17026  
17028  
17029  
17031

\*\*\*\*\*  
\*  
\* VTRP - Trap for ILLEGAL ASCII DIGIT \*  
\* \*  
\* 1. Set illegal ascii digit flag. \*  
\* 2. Return. \*  
\* \*  
\* VRET - Return from the V routines. \*  
\* \*  
\* 1. Restore the return address. \*  
\* 2. Return. \*  
\* \*  
\*\*\*\*\*  
\*  
11DB VTRP ADD ADD SF4B  
11DC VRET JSB \*+1 MEDJ ADD POPR  
11DD ADD RSB ADD

COMMENT

-  
ILLEGAL ASCII DIGIT FLAG  
FORCE RSB AFTER POPR  
RESTORE RETURN ADDRESS  
RETURN  
-

17033  
17034  
17035  
17036  
17037  
17038  
17039  
17040  
17041  
17042  
17043  
17044  
17045  
17046  
17047  
17048  
17049  
17050  
17051  
17052  
17053  
17054  
17055  
17056  
17058  
17060  
17062  
17064  
17066

```

$NOWARN
*****
*
*   OVPN (overpunch ascii digit)
*
*   Overpunch an ascii digit corresponding to the table below.
*   The sign of the overpunch is determined by FLAG 2. The
*   sign is positive if FLAG 2 is true, otherwise it is negative.
*
*   Original          Positive overpunch          Negative overpunch
*
*       0              (                          )
*       1              A                          J
*       2              B                          K
*       3              C                          L
*       4              D                          M
*       5              E                          N
*       6              F                          O
*       7              G                          P
*       8              H                          Q
*       9              I                          R
*
*****
11DE  OVPN 0030  ADDL
11DF   UBA  RH   SUB          ZERO 0010 RH  ADDL
17060 11E0   UBB ADD          RSB 0019 RH  ADDL  RH
17062 11E1   ADD          RSB 007B  ADDL  RH
17064 11E2   ADD          RSB 007D  ADDL  RH
SWARN
    
```

'0' FOR COMPARISON  
SKIP FOR SPECIAL 0 OVERPUNCH  
OVERPUNCH POSITIVE OR NEGATIVE 1-9; RETURN  
POSITIVE 0 OVERPUNCH  
NEGATIVE 0 OVERPUNCH

PAGE 343 COBOL II FIRMWARE INSTRUCTION SET - STRIP OVERPUNCH  
 RECORD C.S \*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*  
 NO ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

10/ 2/86 9:27 AM

```

17068 *****
17069 *
17070 * STPO (Strip overpunch) *
17071 *
17072 * Strips the overpunch from an ascii character and set FLAG 1 *
17073 * to TRUE if the character is signed or FALSE if the character *
17074 * is unsigned. If signed, FLAG 2 is set to TRUE if positive, *
17075 * otherwise it is set to FALSE. *
17076 *
17077 * NOTE: This routine does not check for invalid overpunch. *
17078 *
17079 *****
17080 11E3 STPO 0040 ADDL ADD CF1 '@': DEFAULT UNSIGNED QUANTITY
17082 11E4 UBA RH SUB NCRY ADD SF2 SKIP IF RH > '@': DEFAULT POSITIVE
17084 11E5 UBA RH ADD RSB 0049 ADDL RETURN IF NOT OVERPUNCHED: 'I'
17086 11E6 UBB RH SUB NCRY FFF0 RH ADDL SKIP IF RH > 'I': 'A-I' => '1-9'
17088 11E7 UBB ADD RH RSB ADD SF1 POSITIVE 1-9 OVERPUNCHED
17090 11E8 0030 ADDL RSB FF85 RH ADDL '0': SKIP IF RH <> '{'
17092 11E9 UBA ADD RH RSB POSITIVE 0:
17094 11EA UBA ADD CF2 FF83 RH ADDL NZRO NEGATIVE: SKIP IF RH <> '}'
17096 11EB 0052 ADDL UBA ADD RH NZRO 'R': NEGATIVE 0
17098 11EC UBA RH SUB NCRY FFE7 RH ADDL RSB SKIP IF RH > 'R': 'J-R' => (-) '1-9'
17100 11ED UBB ADD RH RSB ADD SF2 NEGATIVE 1-9 OVERPUNCHED
17102 11EE UBA ADD CF1 ADD SF2 RSB INVALID- DEFAULT UNSIGNED POSITIVE
  
```

```

17105 *****
17106 *
17107 *   REMO (Remove overpunch)
17108 *
17109 *   Strips the overpunch from the ascii digit, but does not set
17110 *   FLAGS 1 and 2.
17111 *
17112 *   NOTE: This routine does not check for invalid overpunch.
17113 *
17114 *****
17115 11EF REMO 0040 ADDL ADD
17117 11F0 UBA RH SUB NCRY ADD
17119 11F1 RSB ADD RSB 0049 ADDL
17121 11F2 UBB RH SUB NCRY FFF0 RH ADDL
17123 11F3 UBB ADD RH RSB ADD
17125 11F4 0030 ADDL RSB ADD
17127 11F5 UBA ADD UBA RH ADD RSB
17129 11F6 UBA ADD FF83 RH ADDL RSB
17131 11F7 0052 ADDL UBA RH ADD RSB
17133 11F8 UBA RH SUB NCRY FFE7 RH ADDL
17135 11F9 UBB ADD RH RSB ADD
17137 11FA ADD ADD RSB

```

```

'@': DEFAULT UNSIGNED QUANTITY
SKIP IF RH > '@': DEFAULT POSITIVE
RETURN IF NOT OVERPUNCHED; 'I'
SKIP IF RH > 'I'; 'A-I' => '1-9'
POSITIVE 1-9 OVERPUNCHED
'0': SKIP IF RH <> '{'
NZRO POSITIVE 0;
RSB NEGATIVE; SKIP IF RH <> '}'
NZRO 'R': NEGATIVE 0;
RSB SKIP IF RH > 'R'; 'J-R' => (-) '1-9'
NEGATIVE 1-9 OVERPUNCHED
RSB INVALID- DEFAULT UNSIGNED POSITIVE

```

```
17140 *****  
17141 *  
17142 * STPS (Strip sign) *  
17143 *  
17144 * Decodes an ascii sign byte (non-overpunched). The only valid *  
17145 * ASCII signs are: *  
17146 * +.blank for positive, and *  
17147 * - for negative. *  
17148 *  
17149 * NOTE: FLAG 4 is set for an invalid sign. *  
17150 *****  
17151 *****  
17152 11FB STPS 0020 ADDL ADD CF1 ' '; DEFAULT UNSIGNED  
17154 11FC ADD SF2 UBA RH SUB RSB POSITIVE; SKIP RETURN IF RH <> ' '  
17156 11FD 002B ADDL ADD RSB '+'  
17158 11FE ADD SF1 UBA RH SUB NZRO SIGN EXISTS; SKIP IF RH <> '+'  
17160 11FF 002D ADDL ADD RSB '-'  
17162 1200 ADD CF2 UBA RH SUB NZRO NEGATIVE; SKIP RETURN IF RH <> '-'  
17164 1201 ADD ADD RSB  
17165 1202 ADD RSB SF4B RETURN WITH INVALID ASCII DIGIT
```









```
17327 *****  
17328 *  
17329 * CVND (continued) *  
17330 * *  
17331 * if leading sign separate *  
17332 * then *  
17333 * fetch the leading sign byte and save it *  
17334 * validate, zerofill, and move the remainder of the source *  
17335 * field to the target *  
17336 * else *  
17337 * validate, zerofill, and move the first N-1 digits of the *  
17338 * source field to the target *  
17339 * fetch the trailing sign byte and save it *  
17340 * endif *  
17341 * *  
17342 * NOTE: (Special Case) If the source length is only 1, there is *  
17343 * a sign in the source, but no digits, so a zero is *  
17344 * transferred to the target field to be overpunched. *  
17345 * *  
17346 * Strip the source sign byte and set the sign flags so that the *  
17347 * target may be overpunched. *  
17348 * *  
17349 *****
```

NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
17351		*														
17352		*														
17353		*														
17354		*														
17355		*														
17356	1220	CLSS			JSB	NBAF		UNC	RA		CAD		BKX7			FETCH LEADING SEPARATE SIGN
17358																SOURCE CHARACTER COUNT - 1
17359	1221	RH			ADD		RD				JSL	VMLB				SAVE LEADING SIGN
17361																VALIDATE AND MOVE (SOURCE COUNT - 1)
17362	1222				JSB	**6		UNC			JSB	COUT				SIGN HANDLING BELOW
17364																ILLEGAL ASCII DIGIT TRAP
17365		*														
17366		*														
17367		*														
17368		*														
17369		*														
17370	1223	CTSS			ADD				RA		CAD		BKX7			-
17372																SOURCE CHARACTER COUNT - 1
17373	1224				ADD						JSL	VMLB				VALIDATE AND MOVE (SOURCE COUNT - 1)
17375																BOUNDS TEST FOR SIGN BYTE FETCH
17376	1225	RG	RE		BNDE						JSB	COUT				ILLEGAL ASCII DIGIT TRAP
17378																FETCH TRAILING SIGN
17379	1226				JSB	NBAF		UNC			ADD					-
17381																SAVE TRAILING SIGN
17382	1227	RH			ADD		RD				ADD					-
17384																
17385		*														
17386		*														
17387		*														
17388		*														
17389		*														
17390	1228	RA			JSBC	NBAS		ZERO			SP1B	ADD		RH		DOES SOURCE CONSIST OF ONLY A SIGN BYTE
17392																ZERO REQUIRED FOR OVERPUNCH
17393	1229	RD			ADD		RH				ADD		XRO	F2HB		RESTORE SIGN BYTE
17395																SAVE LEFT/RIGHT TARGET BYTE
17396	122A				ADD						JSL	STPS				-
17398																STRIP SIGN FROM SIGN BYTE
17399	122B				JSB	COVP		UNC			JSB	COUT				OVERPUNCH LAST TARGET BYTE
17401																ILLEGAL ASCII DIGIT TRAP

PAGE 351  
RECORD  
NO

COBOL  
C. S  
ADDR

II FIRMWARE INSTRUCTION SET - CONVERT NUMERIC DISPLAY  
\*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:27 AM

COMMENT

```
17403 *****  
17404 *  
17405 * CVND (continued) *  
17406 * *  
17407 * If leading sign overpunched *  
17408 * then *  
17409 * fetch the sign byte *  
17410 * if the sign byte is blank *  
17411 * then *  
17412 * zerofill the byte *  
17413 * clear the significance trigger so that leading blanks are *  
17414 * allowed *  
17415 * endif *  
17416 * save the sign byte *  
17417 * remove the overpunch from the sign byte *  
17418 * test the stripped sign byte for validity and move it to the *  
17419 * target field *  
17420 * validate, zerofill, and move the remainder of the source *  
17421 * field to the target *  
17422 * else *  
17423 * validate, zerofill, and move the first N-1 digits from the *  
17424 * source to the target *  
17425 * fetch the sign byte *  
17426 * if the significance trigger is off and the sign is blank *  
17427 * then *  
17428 * zerofill the sign byte *  
17429 * endif *  
17430 * remove the overpunch from the sign byte *  
17431 * test the stripped sign byte for validity and move it to the *  
17432 * target field *  
17433 * endif *  
17434 * *  
17435 * strip the overpunch and set the sign so that the target may *  
17436 * be overpunched *  
17437 * *  
17438 *****
```





```

17580 *****
17581 *
17582 *   CTRP (CVND trap for illegal ascii digit)
17583 *
17584 *   Signal an illegal ascii digit.
17585 *
17586 *   COUT (CVND finish routine)
17587 *
17588 *   1. Perform the proper SDEC.
17589 *   2. Check for either of the traps that may have occurred
17590 *   (illegal operand length or illegal ascii digit)
17591 *   3. Next instruction.
17592 *****
17593 *
17594 *
17595 124E CTRP      ADD          ADD          SF4B      -
17596 *
17597 *
17598 124F COUT     SP4A ADD      EVEN        ADD      EPP2      ILLEGAL ASCII DIGIT TRAP EXIT
17600 *
17601 1250          ADD          EPOP        ADD      CLO      SECOND WORD OF OPCODE
17602 *
17603 *
17604 1251          JSZ TRPR     F3A        JSZ TRPA    F4B      POP 2 PARAMETERS
17605 *
17606 1252          ADD          ADD          NEXT      POP THIRD PARAMETER IF SDEC = 1
17607 *
17608 *
17609 *
17610 *
17611 *
17612 *
17613 *
17614 *
17615 *
17616 *
17617 *
17618 *
17619 *
17620 *
17621 *
17622 *
17623 *
17624 *
17625 *
17626 *
17627 *
17628 *
17629 *
17630 *
17631 *
17632 *
17633 *
17634 *
17635 *
17636 *
17637 *
17638 *
17639 *
17640 *
17641 *
17642 *
17643 *
17644 *
17645 *
17646 *
17647 *
17648 *
17649 *
17650 *
17651 *
17652 *
17653 *
17654 *
17655 *
17656 *
17657 *
17658 *
17659 *
17660 *
17661 *
17662 *
17663 *
17664 *
17665 *
17666 *
17667 *
17668 *
17669 *
17670 *
17671 *
17672 *
17673 *
17674 *
17675 *
17676 *
17677 *
17678 *
17679 *
17680 *
17681 *
17682 *
17683 *
17684 *
17685 *
17686 *
17687 *
17688 *
17689 *
17690 *
17691 *
17692 *
17693 *
17694 *
17695 *
17696 *
17697 *
17698 *
17699 *
17700 *
17701 *
17702 *
17703 *
17704 *
17705 *
17706 *
17707 *
17708 *
17709 *
17710 *
17711 *
17712 *
17713 *
17714 *
17715 *
17716 *
17717 *
17718 *
17719 *
17720 *
17721 *
17722 *
17723 *
17724 *
17725 *
17726 *
17727 *
17728 *
17729 *
17730 *
17731 *
17732 *
17733 *
17734 *
17735 *
17736 *
17737 *
17738 *
17739 *
17740 *
17741 *
17742 *
17743 *
17744 *
17745 *
17746 *
17747 *
17748 *
17749 *
17750 *
17751 *
17752 *
17753 *
17754 *
17755 *
17756 *
17757 *
17758 *
17759 *
17760 *
17761 *
17762 *
17763 *
17764 *
17765 *
17766 *
17767 *
17768 *
17769 *
17770 *
17771 *
17772 *
17773 *
17774 *
17775 *
17776 *
17777 *
17778 *
17779 *
17780 *
17781 *
17782 *
17783 *
17784 *
17785 *
17786 *
17787 *
17788 *
17789 *
17790 *
17791 *
17792 *
17793 *
17794 *
17795 *
17796 *
17797 *
17798 *
17799 *
17800 *
17801 *
17802 *
17803 *
17804 *
17805 *
17806 *
17807 *
17808 *
17809 *
17810 *
17811 *
17812 *
17813 *
17814 *
17815 *
17816 *
17817 *
17818 *
17819 *
17820 *
17821 *
17822 *
17823 *
17824 *
17825 *
17826 *
17827 *
17828 *
17829 *
17830 *
17831 *
17832 *
17833 *
17834 *
17835 *
17836 *
17837 *
17838 *
17839 *
17840 *
17841 *
17842 *
17843 *
17844 *
17845 *
17846 *
17847 *
17848 *
17849 *
17850 *
17851 *
17852 *
17853 *
17854 *
17855 *
17856 *
17857 *
17858 *
17859 *
17860 *
17861 *
17862 *
17863 *
17864 *
17865 *
17866 *
17867 *
17868 *
17869 *
17870 *
17871 *
17872 *
17873 *
17874 *
17875 *
17876 *
17877 *
17878 *
17879 *
17880 *
17881 *
17882 *
17883 *
17884 *
17885 *
17886 *
17887 *
17888 *
17889 *
17890 *
17891 *
17892 *
17893 *
17894 *
17895 *
17896 *
17897 *
17898 *
17899 *
17900 *
17901 *
17902 *
17903 *
17904 *
17905 *
17906 *
17907 *
17908 *
17909 *
17910 *
17911 *
17912 *
17913 *
17914 *
17915 *
17916 *
17917 *
17918 *
17919 *
17920 *
17921 *
17922 *
17923 *
17924 *
17925 *
17926 *
17927 *
17928 *
17929 *
17930 *
17931 *
17932 *
17933 *
17934 *
17935 *
17936 *
17937 *
17938 *
17939 *
17940 *
17941 *
17942 *
17943 *
17944 *
17945 *
17946 *
17947 *
17948 *
17949 *
17950 *
17951 *
17952 *
17953 *
17954 *
17955 *
17956 *
17957 *
17958 *
17959 *
17960 *
17961 *
17962 *
17963 *
17964 *
17965 *
17966 *
17967 *
17968 *
17969 *
17970 *
17971 *
17972 *
17973 *
17974 *
17975 *
17976 *
17977 *
17978 *
17979 *
17980 *
17981 *
17982 *
17983 *
17984 *
17985 *
17986 *
17987 *
17988 *
17989 *
17990 *
17991 *
17992 *
17993 *
17994 *
17995 *
17996 *
17997 *
17998 *
17999 *
18000 *

```



PAGE 355  
RECORD  
NO

COBOL II FIRMWARE INSTRUCTION SET - CONVERT NUMERIC DISPLAY  
C.S \*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:27 AM

COMMENT

17611  
17612  
17613  
17614  
17615  
17616  
17617  
17618  
17619  
17620  
17622  
17623  
17625

\*\*\*\*\*  
\*  
\* EXTENDED BOUNDS CHECK (DL-DB) \*  
\*  
\* Bounds test an effective address that may be in DL-DB after \*  
\* it has failed the DB-S inline bounds test. \*  
\*  
\*\*\*\*\*  
\*  
1253 CEBC ADD 8000 RH ADDL RH  
\*  
1254 UBB DL BNDE RG UBB BNDE  
1255 RH ADD ROD ADD RSB

EXTENDED BOUNDS CHECKING FOR DL-DB  
ADD 32K TO THE EFFECTIVE ADDRESS  
BOUNDS TEST EA <= SM, EA >= DL (2527)  
RETURN IF OK W/O S KILL, FIRE UP MEM (2527)

```
17628 *****  
17629 *  
17630 * EDIT *  
17631 * *  
17632 * 1. Get 4 valid TOS registers. *  
17633 * 2. Initialize the fill char (' '), float char ('$'), loop *  
17634 * count (0), and significance trigger (off). *  
17635 * 3. If returning from an interrupt (S = 0), then restore *  
17636 * fill char, float char, loop count, and the significance *  
17637 * trigger from the two extra words placed in the interrupt *  
17638 * marker. *  
17639 * 4. Initialize the target pointers, fetch the first target *  
17640 * word and bounds test. All the target operations will be *  
17641 * performed in ALUB. *  
17642 * 5. Initialize the source pointers, fetch the first source *  
17643 * word and bounds test. All the source operations will be *  
17644 * performed in ALUA. *  
17645 *  
17646 *****
```

ADDRESS	OPCODE	OPERANDS	COMMENT
17648	1256	EDIT 0004 ADDL RH 0020 ADDL XRO	NEED 4 TOS REGISTER PARAMETERS
17650			FILL CHARACTER DEFAULT IS A BLANK
17651	1257	ADD XRO JSLZ ADJS UNC	LOOP COUNT DEFAULT IS ZERO
17653			ADJUST THE NUMBER OF TOS REGISTERS
17654	1258	RA JSB *+4 ZERO 0024 ADDL XR1	RESTARTED AFTER AN INTERRUPT?
17656			FLOAT CHARACTER DEFAULT IS A DOLLAR SIGN (\$)
17657			
17658			
17659			
17660			
17661			
17662	1259	RB ADD RRZ XRO CF3A RC ADD RRZ XR1 POP	RESTORE LOOP COUNT
17684			RESTORE FLOAT CHARACTER
17685	125A	RB ADD POS RC ADD LRZ XRO POP	SIGNIFICANCE TRIGGER TRUE OR FALSE?
17686			RESTORE FILL CHARACTER
17688	125B	ADD SF3A JSZ PUL2 UNC	SET SIGNIFICANCE TRIGGER IF TRUE
17670			FETCH NEXT TWO PARAMETERS
17671	125C	ADD CAD RA CLO	-
17673			SET MARKER WORD; CLEAR OVERFLOW
17674			
17675			
17676			
17677			
17678			
17679	125D	RC ADD LSR SM INC RG	TARGET RBA/2
17681			SM+1 FOR INITIAL BOUNDS CHECKING
17682	125E	UBA DB ADD RH ROD JSB *+2 NF5B	TARGET EFFECTIVE ADDRESS
17684			SKIP BOUNDS TESTING IF SPLIT STACK MODE
17685	125F	UBA DL JSBS CEBC NCRY RG UBA JSBS CEBC NCRY	BOUNDS TEST EA >= DL
17687			BOUNDS TEST SM >= EA
17688	1260	RB ADD LSR RH ADD RF ROD	SOURCE RBA/2
17690			TARGET OPERATIONS PERFORMED IN ALUB
17691	1261	UBA DB ADD RH ROD JSB *+2 NF5B	SOURCE EFFECTIVE ADDRESS
17693			SKIP BOUNDS TESTING IF SPLIT STACK MODE
17694	1262	UBA DL JSBS CEBC NCRY RG UBA JSBS CEBC NCRY	BOUNDS TEST EA >= DL
17696			BOUNDS TEST SM >= EA
17697	1263	RH ADD RE RC CSR HBF2	SOURCE OPERATIONS PERFORMED IN ALUA
17699			F2 := EVEN/ODD TARGET RBA
17700	1264	RB ADD ODD OPB ADD LRZ SP3B SF1	EVEN/ODD SOURCE RBA?
17702			SAVE LEFT TARGET BYTE
17703	1265	ADD CF1 RF CAD RF	F1 - EVEN/ODD SOURCE BYTE
17705			SYNCHRONIZE TARGET ADDRESS

```
17707 *****  
17708 * *  
17709 * EDI2 (start/restart subprogram from new RBA) *  
17710 * *  
17711 * Set all subprogram pointers, etc for execution of the first *  
17712 * subprogram instruction, or after an interrupt - to *  
17713 * restart execution at the new subprogram RBA. *  
17714 * *  
17715 * EDI4 (next subprogram instruction) *  
17716 * *  
17717 * Decode the next sequential byte of the edit subprogram. *  
17718 * Fetch the next byte and extracts the left nibble for decoding *  
17719 * through a branch table. If the opcode is %17, then decode *  
17720 * the right nibble for the opcode. *  
17721 * *  
17722 *****
```

17724	*																			
17725	*																			
17726	*																			
17727	*																			
17728	*																			
17729	*	1266	EDI2	SM	ADD		RG			JSL	SPGS			UNC						SM FOR SOURCE/TARGET UPPER BOUND TESTS SET UP SUBPROGRAM POINTERS AND FLAGS
17731	*																			
17732	*																			
17733	*																			
17734	*																			
17735	*																			
17736	*																			
17737	*	1267	EDI4		ADD					JSB	NSPG			UNC						
17739	*																			
17740	*	1268			ADD			0004		ADDL										
17742	*																			
17743	*	1269		00F0	SP1B	ANDL				UBB	REPC									
17745	*																			
17746	*	126A		UBA	ADD	LSR	SP4A			UBB	CAD			ZERO						
17748	*																			
17749	*	126B		UBA	ADD					EDT1	ADDL	LBL								
17751	*																			
17752	*	126C		UBA	UBB	ADD		WRX3		ADD										
17754	*																			
17755	*	126D			ADD			RAR		ADD										
17757	*																			
17758	*	126E			ADD					ADD										
17760	*																			
17761	*	126F			ADD			RSB		ADD										
17763	*																			
17764	*																			
17765	*																			
17766	*																			
17767	*																			
17768	*																			
17769	*	1270	EDT1		SP4A	JSB	MC		EVEN	SP4A	JSB	MA		ODD						
17771	*																			
17772	*	1271			JSB	MN			UNC	ADD										
17774	*																			
17775	*	1272			SP4A	JSB	MN		EVEN	SP4A	JSB	IC		ODD						
17777	*																			
17778	*	1273			SP4A	JSB	IC		EVEN	SP4A	JSB	ICI		ODD						
17780	*																			
17781	*	1274			SP4A	JSB	ICI		EVEN	SP4A	JSB	BR5		ODD						
17783	*																			
17784	*	1275			JSB	SUFT			UNC	ADD										
17786	*																			
17787	*	1276			JSB	ICP			UNC	ADD										
17789	*																			
17790	*	1277			SP4A	JSB	IS		EVEN	SP4A	JSL	EDI5		ODD						
17792	*																			

LEFT NIBBLE OPCODE BRANCH TABLE

MOVE CHARACTERS  
MOVE ALPHABETICS  
MOVE NUMERICS  
MOVE NUMERICS SUPPRESSED  
MOVE NUMERICS WITH FLOATING INSERTION  
INSERT CHARACTER  
INSERT CHARACTER SUPPRESSED  
INSERT CHARACTERS IMMEDIATE  
INSERT CHARACTERS SUPPRESSED IMMEDIATE  
BRANCH IF SIGNIFICANCE TRIGGER IS TRUE  
SUBTRACT FROM TARGET POINTER  
SUBTRACT FROM SOURCE POINTER  
INSERT CHARACTER PUNCTUATION  
INSERT CHARACTER PUNCTUATION SUPPRESSED  
INSERT CHARACTERS DEPENDING ON SIGN  
SECOND NIBBLE OPCODE IF NON OF THE ABOVE



```

17866 *****
17867 * *
17868 * MC (Move Characters) *
17869 * *
17870 * 1. Extract the immediate operand count from the right nibble *
17871 * of the instruction. *
17872 * 2. If the immediate operand count is zero, then fetch the *
17873 * extended operand count in the next subprogram instruction *
17874 * byte. *
17875 * 3. Move count bytes from the source to the target. *
17876 * 4. Next subprogram instruction. *
17877 * *
17878 *****
17879 *
17880 128A MC ADD 000F SP1B ANDL SP1B - IMMEDIATE OPERAND COUNT
17882 128B ADD UBB JSL NSPG ZERO - EXTENDED OPERAND COUNT
17883 128C ADD SP1B ADD - NUMBER OF CHARACTERS TO MOVE
17886 128D ADD UBB JSL EDI3 ZERO - LOOP UNTIL COUNT = 0
17888 128E ADD JSL NSRC UNC - FETCH NEXT SOURCE BYTE
17889 128F ADD JSL NTRG UNC - STORE NEXT TARGET BYTE
17891 1290 JSB *-3 UNC FFFF SP1B ADDL SP1B - NEXT ITERATION
17892 - DECREMENT THE COUNT
17894
17895
17897
17898
17900

```

COMMENT

17902  
17903  
17904  
17905  
17906  
17907  
17908  
17909  
17910  
17911  
17912  
17913  
17914  
17915  
17916  
17917  
17918  
17919  
17921  
17922  
17924  
17925  
17927  
17928  
17930  
17931  
17933  
17934  
17936  
17937  
17939  
17940  
17942  
17947  
17945  
17946  
17948  
17949  
17951  
17952  
17954  
17955  
17957

```

*****
*
*      MA (Move Alphabetics)
*
*      1. Extract immediate operand count from the right nibble of
*         the instruction.
*
*      2. If the immediate operand count is zero, then fetch the
*         extended operand count in the next subprogram instruction
*         byte.
*
*      3. Move count bytes from the source to the target, checking
*         that each byte is a valid uppercase letter, lowercase
*         letter, or blank. If an invalid character is found, then
*         an illegal ascii digit trap is signaled.
*
*      4. Next subprogram instruction.
*
*****
1291 MA 0020 ADDL SPOA 000F SP1B ANDL SP1B
1292 ADD UBB JSL NSPG
1293 ADD SP1B ADD
1294 ADD UBB JSL EDI3
1295 ADD JSL NSRC
1296 0041 ADDL 005A ADDL
1297 RH UBA SUB UBB RH JSBS *+4
1298 0061 ADDL 007A ADDL
1299 RH UBA SUB UBB RH JSBS *+2
129A SPOA RH JSBS *+3 NZRO ADD
129B ADD JSL NTRG
129C JSB *-8 UNC FFFF SP1B ADDL SP1B
129D ADD JSL ETRP

```

```

BLANK FOR COMPARISON
- IMMEDIATE OPERAND COUNT
-
- EXTENDED OPERAND COUNT
-
- NUMBER OF ALPHABETICS TO MOVE
- LOOP UNTIL COUNT = 0
-
- FETCH NEXT SOURCE BYTE
- "A" FOR UPPERCASE RANGE TEST
- "Z" FOR LOWERCASE RANGE TEST
- RANGE TEST CHAR >= "A"
- RANGE TEST "Z" >= CHAR
- "a" FOR UPPERCASE RANGE TEST
- "z" FOR LOWERCASE RANGE TEST
- RANGE TEST CHAR >= "a"
- RANGE TEST "z" >= CHAR
- BLANKS ARE ALSO CONSIDERED ALPHABETIC
-
- STORE NEXT TARGET BYTE
- NEXT ITERATION
- DECREMENT COUNT
-
- INVALID ASCII DIGIT TRAP

```



```
17959 *****  
17960 * * * * *  
17961 * MN/MNS/MFL * *  
17962 * (Move Numerics, * *  
17963 * Move Numerics Suppressed, * *  
17964 * Move with Floating insertion) * *  
17965 * * * * *  
17966 * 1. Extract the immediate operand count from right nibble of * *  
17967 * the instruction. * *  
17968 * 2. If the immediate operand count is zero, then fetch the * *  
17969 * extended operand count in the next subprogram instruction * *  
17970 * byte. * *  
17971 * 3. If the significance trigger is on, then skip to step ??? * *  
17972 * 4. Move leading blanks from the source to the target with * *  
17973 * zero filling if Move Numerics, or filling by the fill char * *  
17974 * if Move Numerics Suppressed or Move with Floating * *  
17975 * insertion. * *  
17976 * 5. Move leading zeros from the source to the target, with * *  
17977 * filling by the fill char if Move Numerics Suppressed or * *  
17978 * Move with Floating Insertion. * *  
17979 * 6. Insert the float char if Move with Floating insertion. * *  
17980 * * * * *  
17981 *****
```



PAGE 365  
RECORD  
NO

COBOL II FIRMWARE INSTRUCTION SET - EDIT

\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*

10/ 2/86 9:27 AM

ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```
18046 *****  
18047 * * * * *  
18048 * MN/MNS/MFL (continued) * * * * *  
18049 * * * * *  
18050 * Move the remaining bytes from the source to the target * * * * *  
18051 * validating each ascii digit. Signal an illegal ascii digit * * * * *  
18052 * trap if the byte is not in the range ('0'-'9'). Set the * * * * *  
18053 * significance trigger since a non-blank character has been * * * * *  
18054 * encountered in the source. * * * * *  
18055 * * * * *  
18056 *****  
18057 * * * * *  
18058 12B2 ADD UBB JSL EDI3 ZERO -  
18060 - LOOP UNTIL COUNT = 0  
18061 12B3 MNI ADD JSL NSRC UNC -  
18063 - FETCH NEXT SOURCE BYTE  
18064 12B4 ADD SF3A 0039 ADDL SET SIGNIFICANCE TRIGGER  
18066 - "9" FOR COMPARISON TEST  
18067 12B5 RH XR6 JSBS *+3 NCRY UBB RH JSBS *+3 NCRY NUMERIC RANGE TEST CHAR >= "0"  
18069 - NUMERIC RANGE TEST "9" >= CHAR  
18070 12B6 ADD JSL NTRG UNC -  
18072 - STORE NEXT TARGET BYTE  
18073 12B7 JSB *-5 UNC FFFF SP1B ADDL SP1B NEXT ITERATION  
18075 - DECREMENT COUNT  
18076 12B8 ADD JSL ETRP UNC -  
18078 - INVALID ASCII DIGIT TRAP
```



PAGE 367  
RECORD  
NO

COBOL II FIRMWARE INSTRUCTION SET - EDIT  
C S. \*\*\*\*\* ALU A \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:27 AM

COMMENT

```
18128 *****  
18129 *  
18130 * ICI/ICSI *  
18131 * (Insert Characters Immediate, *  
18132 * Insert Characters Suppressed Immediate) *  
18133 *  
18134 * 1. Extract the immediate operand count from the right nibble *  
18135 * of the instruction byte. *  
18136 * 2. If the immediate operand count is zero, then fetch the *  
18137 * extended operand count in the next subprogram instruction *  
18138 * byte. *  
18139 * 3. Move the next count bytes from the subprogram to the *  
18140 * target. If Insert Characters Suppressed Immediate and *  
18141 * the significance trigger is off, then use the fill *  
18142 * character for each byte to be moved. *  
18143 *  
18144 *****  
18145 *  
18146 12C3 ICI ADD 000F SP1B ANDL SP1B -  
18148 - IMMEDIATE OPERAND COUNT  
18149 12C4 ADD UBB JSL NSPG ZERO -  
18151 - EXTENDED OPERAND COUNT  
18152 12C5 ADD SP1B ADD SP2B -  
18154 - NUMBER OF CHARACTERS TO INSERT  
18155 12C6 ADD UBB JSL EDI3 ZERO -  
18157 - LOOP UNTIL COUNT = 0  
18158 12C7 ADD JSL NSPG UNC -  
18160 - FETCH NEXT SUBPROGRAM IMMEDIATE BYTE  
18161 12C8 SP4A JSB *+2 ODD XRO ADD RH INSERT CHARACTER SUPPRESSED IMMEDIATE?  
18163 -  
18164 12C9 ADD NF3A ADD USE FILL CHARACTER FOR ICSI  
18166 - USE FILL CHAR IF SIG. TRIGGER IS 0  
18167 12CA SP1B ADD RH ADD USE INSERT IMMEDIATE CHARACTER  
18169 -  
18170 12CB ADD JSL NTRG UNC -  
18172 - STORE NEXT TARGET BYTE  
18173 12CC JSB *-6 UNC FFFF SP2B ADDL SP2B NEXT ITERATION  
18175 - DECREMENT COUNT
```



```
18219 *****  
18220 *  
18221 * SUFS/SUFT *  
18222 * (SUBtract From Source pointer, *  
18223 * SUBtract From Target pointer) *  
18224 *  
18225 * 1. Extract the immediate operand displacement from the right *  
18226 * nibble of the instruction byte. *  
18227 * 2. If the immediate operand displacement is zero, then fetch *  
18228 * the extended operand displacement in the next subprogram *  
18229 * instruction. *  
18230 * 3. If the extended displacement operand is zero, then do *  
18231 * the next subprogram instruction. *  
18232 * 4. Use SM+1 for upper stack limit to delay bounds testing at *  
18233 * SM until the word is actually fetched or stored. *  
18234 * 5. Determine the sign of the displacement and extend the *  
18235 * sign bits. *  
18236 *  
18237 * SUFT (continued here) *  
18238 *  
18239 * 6. Write the current target word and bounds test to flush *  
18240 * the left byte from the buffer if needed. *  
18241 * 7. Subtract the signed displacement from the target pointer *  
18242 * RBA. *  
18243 * 8. Compute the new target effective address, bounds test, and *  
18244 * set the flags for target operations to be performed in ALUB.*  
18245 * 9. Next subprogram instruction. *  
18246 *  
18247 *****
```

NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
18249	12D5	SUFT	0080		ADDL		SP4A		000F	SP1B	ANDL		SP1B			DISPLACEMENT SIGN MASK
18251																IMMEDIATE DISPLACEMENT OPERAND
18252	12D6			SP4A	ADD		SP0A		UBB	JSL	NSPG					SAVE SUBINSTRUCTION
18254																EXTENDED DISPLACEMENT OPERAND
18255	12D7				ADD				SP1B	JSL	EDI3					-
18257																DISPLACEMENT OPERAND; DO NOTHING IF ZERO
18258	12D8			SM	INC		RG		UBB	SP4A	AND					USE SM+1 TO TEST NEW RBAS BEFORE USAGE
18260																POSITIVE/NEGATIVE DISPLACEMENT?
18261	12D9		SP0A		JSB	SUFS	ODD		FF00	SP1B	IORL		SP1B			SUFT/SUFS?
18263																EXTEND DISPLACEMENT SIGN BITS IF NEGATIVE
18264	12DA				JSB	**4	NF2		RF		INC		ROD			FINISH WRITING TARGET WORD IF LEFT BYTE
18266																FETCH CURRENT TARGET WORD
18267	12DB		RG	UBB	BNDG				SP3B		ADD					BOUNDS TEST TARGET WORD < SM+1
18269																LAST TARGET BYTE
18270	12DC		UBB		ADD	RLZ			OPB	ADD	RRZ					LEFT BYTE
18272																OLD RIGHT BYTE
18273	12DD				ADD				UBA	UBB	IOR			DATA		-
18275																WRITE TARGET WORD
18276	12DE		RC	SP1B	SUB	LSR			RC	SP1B	SUB		RC			NEW TARGET RBA/2
18278																NEW TARGET RBA
18279	12DF		UBA	DB	ADD	RH	ROD			JSBI	**2				NF5B	NEW TARGET EFFECTIVE ADDRESS
18281																SKIP BOUNDS TEST IF SPLIT STACK
18282	12E0		UBA	DL	JSBS	CEBC	NCRY	RG	UBA	JSBS	CEBC					NCRY
18284																BOUNDS TEST EA >= DL
18285																BOUNDS TEST SM >= EA
18287	12E1		RE		ADD		ROD	RH		ADD			ROD			REFETCH SOURCE OPERAND
18288																FETCH TARGET OPERAND
18290	12E2		RH		CAD	RF	RC	RC	CSR						HBF2	SYNCHRONIZE TARGET OPERATIONS
18291																F2 <- EVEN/ODD SOURCE RBA
18291	12E3			XR1	ADD		ROB3		OPB	ADD	LRZ		SP3B			REFETCH TARGET OPERAND
18293																SAVE LEFT BYTE OF TARGET WORD
18294	12E4			SM	ADD	RG				JSL	EDI3					RESTORE SM FOR SOURCE/TARGET UPPER BOUND
18296																NEXT SUBPROGRAM INSTRUCTION



PAGE 371 COBOL II FIRMWARE INSTRUCTION SET - EDIT  
 RECORD C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
 NO ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:27 AM

```

18298 *****
18299 *
18300 *   SUFS (continued here)
18301 *
18302 *   6. Subtract the signed displacement fro the source RBA
18303 *   pointer.
18304 *   7. Compute the new source effective address, bounds test,
18305 *   and set the flags for the source operations to be
18306 *   performed in ALUA.
18307 *   8. Next subprogram instruction.
18308 *
18309 *****
18310 *
18311 12E5 SUFS RB   SP1B SUB   LSR           RB   SP1B SUB   RB
18312 *
18313 12E6   UBA DB   ADD     RH   ROD           JSB   **2   NF5B
18314 *
18315 12E7   UBA DL   JSBS CEBC   NCRY RG   UBA JSBS CEBC   NCRY
18316 *
18317 12E8   RB     ADD     ODD  RH   ADD     RE   SF1
18318 *
18319 12E9   SM ADD     RG   CF1           JSL EDI3   UNC
18320 *
18321 *
18322 *
18323 *
18325 *
  
```

COMMENT

```

NEW SOURCE RBA/2
NEW SOURCE RBA
NEW SOURCE EFFECTIVE ADDRESS
SKIP BOUNDS TESTS IF SPLIT STACK MODE
BOUNDS TEST EA >= DL
BOUNDS TEST SM >= EA
EVEN / ODD SOURCE RBA?
F1 <- ODD SOURCE RBA DEFAULT
F1 <- EVEN SOURCE RBA; RESTORE SM LIMIT
NEXT SUBPROGRAM INSTRUCTION
  
```







```

18460 *****
18461 *
18462 * NSRC (fetch Next SouRCe byte) *
18463 * *
18464 * 1. Extract the left byte from the current source word and *
18465 * increment the source RBA. Bounds test the source *
18466 * effective address. *
18467 * 2. If the right byte flag is off then set the right byte *
18468 * flag on and return. *
18469 * 3. Extract the right byte from the current source word, *
18470 * bounds test the source effective address, and clear the *
18471 * right byte flag. *
18472 * 4. Increment the source effective address and fetch. *
18473 * 5. Return. *
18474 *
18475 * NTRG (store Next TaRGet byte) *
18476 * *
18477 * 1. Increment the target RBA and save the byte in case it is *
18478 * the left byte. *
18479 * 2. If the right byte flag is off, then set the right byte *
18480 * flag and return. *
18481 * 3. Increment the target effective address, combine the left *
18482 * byte that was previously saved with the right byte and *
18483 * store the next target word. *
18484 * 4. Bounds test the target effective address, clear the right *
18485 * byte flag. *
18486 * 5. Return. *
18487 *
18488 *****
18489 *
18490 *
18491 1306 NSRC OPA ADD LRZ RH RG RE BNDE F1 EXTRACT LEFT SOURCE BYTE
18492 * LEFT OR RIGHT SOURCE BYTE? (1002)
18493 1307 RB INC RB ADD SF1 RSB INCREMENT SOURCE RBA
18494 * REMOVED BOUNDS TO ABOVE LINE (1002 )
18495 1308 OPA ADD RRZ RH RG RE BNDE CF1 EXTRACT RIGHT SOURCE BYTE
18496 *
18497 1309 RE INC RE ROD ADD RSB INCREMENT SOURCE EFFECTIVE ADDRESS AND FETCH
18498 * RETURN
18499 *
18500 *
18501 "
18502 "
18503 "
18504 "
18505 130A NTRG RC INC RC F2 RH ADD SP3B INCREMENT TARGET RBA
18506 * SAVE LEFT BYTE
18507 130B ADD RSB SP3B ADD RLZ SF2 RETURN IF LEFT BYTE
18508 * PREV LEFT BYTE
18509 130C RF INC RF UBB RH IOR DATA INCREMENT TARGET EFFECTIVE ADDRESS
18510 * WRITE TARGET WORD
18511 * TICB TO SLOW DOWN RSB TO AVOID S KILL(1000 )
18512 * (1010)
18513 130D RG UBA BNDE CF2 ADD RSB BOUNDS TEST TARGET EFFECTIVE ADDRESS <= SM
18514 * RETURN
18515 130E ADD RSB
18516 *
18517 *
18518 *
18519 *

```



```

18574 *****
18575 *
18576 * EDI6 (next subprogram instruction at new RBA) *
18577 *
18578 * Set up the subprogram pointers and flags for the new *
18579 * subprogram RBA. Continue with the interrupt test. *
18580 *
18581 * EDI3 (test for interrupts between subprogram instructions) *
18582 *
18583 * If interrupts are not pending, then do the next subprogram *
18584 * instruction. Otherwise flush the last target byte from the *
18585 * buffer if needed. Add two words to the interrupt marker *
18586 * containing the significance trigger loop count, float char, *
18587 * and fill char. Leave a -1 on top of the stack so the *
18588 * instruction will be resumed after the interrupt. *
18589 *
18590 * Go to the interrupt handler. *
18591 *
18592 *****
18593 *
18594 131A EDI6 ADD JSL SPGS UNC -
18595 * RESTART SUBPROGRAM AT NEW RBA
18596 131B EDI3 JSB **2 TEST ADD -
18597 * INTERRUPTS PENDING?
18598 *
18600 131C ADD JSL EDI4 UNC -
18601 * NEXT SUBPROGRAM INSTRUCTION
18602 *
18603 *
18604 *
18605 * INTERRUPT PENDING, FINISH LAST TARGET WORD, THEN INTERRUPT
18606 *
18607 *
18608 131D JSB **4 NF2 RF INC ROD FINISH WRITING TARGET WORD IF LEFT BYTE
18609 * FETCH CURRENT TARGET WORD
18610 131E RG UBB BNDE SP3B ADD BOUNDS TEST LAST TARGET WORD
18611 * LAST TARGET BYTE
18612 131F UBB ADD RLZ OPB ADD RRZ LEFT BYTE
18613 * OLD RIGHT BYTE
18614 1320 ADD UBA UBB IOR DATA -
18615 * WRITE LAST TARGET WORD
18616 *
18617 *
18618 *
18619 *
18620 *
18621 *
18622 * SET UP INTERRUPT RETURN STACK MARKER
18623 *
18624 *
18625 1321 XRO ADD RRZ RH NF3A 8000 ADDL SAVE LOOP COUNT
18626 * SIGNIFICANCE TRIGGER MASK
18627 1322 UBA UBB IOR RH XRO ADD RLZ EPSH SAVE LOOP COUNT AND SIGNIFICANCE TRIGGER
18628 * FILL CHARACTER
18629 *
18630 1323 ADD UBB XR1 IOR RA EPSH -
18631 *
18632 *
18633 1324 JSZ IRDN UNC CAD RG SAVE FILL AND FLOAT CHARACTERS
18634 * OFF TO INTERRUPT HANDLER
18635 * RESTART FLAG
18636 *

```

18638  
18639  
18640  
18641  
18642  
18643  
18644  
18645  
18646  
18647  
18648  
18649  
18650  
18651  
18652  
18653  
18655  
18656  
18658  
18659  
18661  
18662  
18664  
18665  
18667  
18668  
18670  
18671  
18673  
18674  
18676

```

*****
*
*   ETRP (Edit TRaP handling for invalid data)
*
*   Signal an invalid ascii digit trap.
*
*   TE (Terminate Edit)
*
*   Flush the last target byte if needed. Pop the four TOS
*   registers. Test for an invalid ascii digit trap.
*
*   Next instruction.
*****
1325 ETRP      ADD          ADD          SF4B
1326 TE       JSB  *+4     NF2  RF       INC          ROD
1327          RG  UBB  BNDE          SP3B  ADD
1328          UBB      ADD  RLZ          OPB  ADD  RRZ
1329          ADD          UBA  UBB  IOR          DATA
132A          ADD          RA          ADD          EPP4
132B          ADD          JSZ  TRPA          F4B
132C          ADD          ADD          NEXT

```

COMMENT

```

-
INVALID ASCII DIGIT TRAP
WRITE TARGET WORD FOR LEFT LAST BYTE
FETCH LAST TARGET WORD
BOUNDS TEST LAST TARGET WORD
LAST TARGET BYTE FOR LEFT BYTE
LEFT BYTE
OLD RIGHT BYTE
-
WRITE LAST TARGET WORD
RESET MARKER WORD
POP ALL TOS PARAMETERS
-
ILLEGAL ASCII DIGIT TRAP
-
NEXT INSTRUCTION

```



PAGE 379  
RECORD  
NO

COBOL II FIRMWARE INSTRUCTION SET - EDIT

10/ 2/86 9:27 AM

C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```
18678 *****
18679 *
18680 * ENDF (END Floating insertion) *
18681 * *
18682 * If the significance trigger hasn't been already been set, *
18683 * then insert the floating character at the next target byte. *
18684 * *
18685 * Next subprogram instruction. *
18686 *
18687 *****
18688 *
18689 132D ENDF JSB *+2 F3A XR1 ADD RH NO ACTION TAKEN IF SIGNIFICANCE TRIGGER IS 0
18691 * FLOAT CHARACTER
18692 132E ADD JSL NTRG UNC -
18694 * INSERT FLOATING CHARACTER
18695 132F ADD JSL EDI3 UNC -
18697 * NEXT SUBPROGRAM INSTRUCTION
```

18699  
18700  
18701  
18702  
18703  
18704  
18705  
18706  
18707  
18708  
18709  
18710  
18711  
18713  
18714  
18716

\*\*\*\*\*  
\*  
\* SST1 (Set the significance Trigger to 1) \*  
\*  
\* Do what it says, then do the next subprogram instruction. \*  
\*  
\* SST0 (Set the Significance Trigger to 0) \*  
\*  
\* Do what is says, then do the next subprogram instruction. \*  
\*  
\*\*\*\*\*  
1330 SST1 ADD SF3A JSL EDI3 UNC  
1331 SST0 ADD CF3A JSL EDI3 UNC

COMMENT

SET SIGNIFICANCE TRIGGER TO 1  
NEXT SUBPROGRAM INSTRUCTION  
SET SIGNIFICANCE TRIGGER TO 0  
NEXT SUBPROGRAM INSTRUCTION

```

18718 *****
18719 *
18720 * MDWO (Move Digit With Overpunch) *
18721 * *
18722 * 1. Fetch the next source byte. *
18723 * 2. If the significance trigger is false, then zerofill the *
18724 * byte if the byte is a leading blank. *
18725 * 3. Trap if the byte is not a legal ascii digit ('0'-'9'). *
18726 * 4. Set the sign flag used for overpunching based on the *
18727 * condition code in the STATUS register. *
18728 * 5. Overpunch the byte and store it as the next target byte. *
18729 * 6. Next subprogram instruction. *
18730 *
18731 *****
18732 1332 MDWO 0020 ADDL SP4A JSL NSRC UNC BLANK FOR COMPARISON
18733 1333 JSB *+2 F3A RH SP4A SUB NZRO FETCH NEXT SOURCE BYTE
18734 1334 ADD 0030 ADDL RH NO BLANK FILL IF SIGNIFICANCE TRIGGER SET
18735 1335 0030 ADDL SP4A 0039 ADDL ZERO FILL REQUIRED IF SOURCE BYTE IS BLANK
18736 1336 RH UBA JSBS ETRP NCRY UBB RH JSBS ETRP NCRY -
18737 1337 RH SP4A SUB SP4A 0100 ADDL ZERO FILL THE LEADING BLANK
18738 1338 UBB STA AND ZERO ADD SF2 "0" FOR ASCII DIGIT TEST (2307)
18739 1339 ADD CF2 JSL OVPN UNC "9" FOR ASCII DIGIT TEST
18740 133A RC CSR HBF2 JSL NTRG UNC INVALID ASCII DIGIT TEST (2307)
18741 133B JSB EDI3 F3A ADD SP4A-DIGIT-30H (ZERO IF ASCII '0') (2307)
18742 133C JSB EDI3 UNC SP4A JSB SST1 NZRO CCL MASK FOR STATUS REGISTER
18743 POSITIVE OR NEGATIVE OVERPUNCH?
18744 POSITIVE OVERPUNCH
18745 NEGATIVE OVERPUNCH
18746 OVERPUNCH SOURCE BYTE
18747 RESTORE TARGET RBA FLAG
18748 STORE NEXT TARGET BYTE
18749 NEXT SUBPROGRAM INSTRUCTION IF SIG FLAG SET
18750 (2307)
18751 SET SIGNIFICANCE FLAG IF CURRENT DIGIT IS
18752 NONZERO--ELSE DO NEXT SUBINSTRUCTION (2307)
18753
18754
18755
18756
18757
18758
18759
18760
18761
18762
18763

```

COMMENT

18766  
18767  
18768  
18769  
18770  
18771  
18772  
18773  
18774  
18775  
18776  
18778  
18779  
18781

\*\*\*\*\*  
\*  
\* SFC (Set the Fill Character) \*  
\* \*  
\* 1. Fetch the next subprogram byte. \*  
\* 2. Set the fill char to that byte. \*  
\* 3. Next subprogram instruction. \*  
\*\*\*\*\*

133D SFC ADD JSL NSPG UNC  
133E ADD SP1B JSL EDI3 XRO UNC

- FILL CHAR IS IN NEXT SUBPROGRAM BYTE  
- NEXT SUBPROGRAM INSTRUCTION; SET FILL CHAR

```

18783 *****
18784 *
18785 *   SFLC (Set the Floating Character)
18786 *
18787 *   1. Fetch the next subprogram byte containing the positive and
18788 *      and negative sign values.
18789 *   2. Determine the condition code contained in the STATUS
18790 *      register and extract the left nibble if CCG/CCE or the
18791 *      right nibble if CCL.
18792 *   3. Add %4D to the nibble to obtain the ascii sign and set
18793 *      the floating character to this value.
18794 *   4. Next subprogram instruction.
18795 *
18796 *   DFLC (Define the Floating Character)
18797 *
18798 *   1. Fetch the next subprogram byte containing the positive
18799 *      floating character.
18800 *   2. Fetch the following subprogram byte containing the negative
18801 *      floating character.
18802 *   3. Determine the condition code contained in the STATUS
18803 *      register and set the floating character to the positive
18804 *      floating character if CCG/CCE or the negative floating
18805 *      character if CCL.
18806 *   4. Next subprogram instruction.
18807 *
18808 *****
18809 *
18810 133F SFLC 0100 STA  ANDL      SPOA              JSL  NSPG              UNC  CCL OR CCG/CCE?
18811 *                                     *                                     *      FETCH BYTE CONTAINING FLOATING CHAR NIBBLES
18812 *                                     *                                     *      POSITIVE OR NEGATIVE?
18813 1340      SPOA      JSB  **4      NZRO  000F SP1B ANDL      SP2B
18814 *                                     *                                     *      FETCH RIGHT NIBBLE IF NEGATIVE
18815 *                                     *                                     *      -
18816 1341      ADD      00F0 SP1B ANDL
18817 *                                     *                                     *      EXTRACT LEFT NIBBLE IN PLACE
18818 *                                     *                                     *      SHIFT COUNT TO EXTRACT THE LEFT NIBBLE
18819 1342      0004  ADDL      UBB      REPC
18820 *                                     *                                     *      REPEAT THE FOLLOWING LINE
18821 *                                     *                                     *      DONE WHEN COUNT = 0
18822 1343      UBA      CAD      ZERO  UBB      ADD  LSR  SP2B
18823 *                                     *                                     *      SHIFT LEFT NIBBLE TO RIGHT NIBBLE
18824 *                                     *                                     *      -
18825 1344      ADD      0020 SP2B ADDL  XR1
18826 *                                     *                                     *      FLOAT CHAR := NIBBLE + BLANK
18827 *                                     *                                     *      -
18828 1345      ADD      JSL  EDI3              UNC
18829 *                                     *                                     *      NEXT SUBPROGRAM INSTRUCTION
18830 1346 DFLC 0100 STA  ANDL      SP4A              JSL  NSPG              UNC  CCL OR CCG/CCE?
18831 *                                     *                                     *      FETCH BYTE CONTAINING POSITIVE FLOAT CHAR
18832 *                                     *                                     *      -
18833 1347      ADD      SP1B JSL  NSPG XR1      UNC
18834 *                                     *                                     *      FETCH BYTE CONTAINING NEGATIVE FLOAT CHAR
18835 *                                     *                                     *      -
18836 1348      ADD      SP4A ADD              ZERO
18837 *                                     *                                     *      DOES STATUS REGISTER INDICATE NEGATIVE(CCL)
18838 *                                     *                                     *      -
18839 1349      ADD      SP1B ADD      XR1
18840 *                                     *                                     *      NEGATIVE FLOAT CHAR
18841 *                                     *                                     *      -
18842 134A      ADD      JSL  EDI3              UNC
18843 *                                     *                                     *      NEXT SUBPROGRAM INSTRUCTION
18844 *
18845 *

```

PAGE 384  
RECORD  
NO

COBOL II FIRMWARE INSTRUCTION SET - EDIT  
C.S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:27 AM

18847  
18848  
18849  
18850  
18851  
18852  
18853  
18854  
18855  
18856  
18857  
18859  
18860  
18862

\*\*\*\*\*  
\* SETC (Set the loop Count) \*  
\* 1. Fetch the next subprogram byte and assign it to the \*  
\* loop count. \*  
\* 2. Next subprogram instruction. \*  
\*\*\*\*\*  
134B SETC ADD JSL NSPG UNC  
134C SP1B ADD XRO JSL EDI3 UNC

COMMENT

-  
FETCH SUBPROGRAM BYTE CONTAINING LOOP COUNT  
STORE LOOP COUNT  
NEXT SUBPROGRAM INSTRUCTION



```

18906 ***** ALU A ***** ***** ALU B *****
18907 * DPPX is the entry point for the PSEB, PSDB, DISP and *
18908 * XCHD instructions. *
18909 *
18910 *
18911 $LUT INSTR=DISP/PSE&DB/XCHD:0 011 000 000 11, DSPL=4, ENTRY=DPPX, F2
18912 *
18913 1354 DPPX 0580 ADDL SP4A JSZ TRP6 BXX3 NPRV SP4A := addr of QI lor mask for #DISP;
18915 1355 DSPL JSB XCHD ZERO UBA ADD LRZ ROX3 BXX3 := 0, trap if not privileged;
18916 1356 UBB ADD ROX3 FFEE UBA ADDL ROX3 JSB if XCHD instruction; Read QI (UBB = 5)
18918 1357 CIR JSB DISP EVEN UBB OPB ADD ROX3 Read QI; UBB := -18
18920 1358 OPA ADD ROB3 UBA ADD LSR SF4B ODD JSB if DISP instruction; Read (QI-18)
18922 1359 PSDB 1100 CPX2 ANDL SP4A OPB INC DATA NEXT SP4A := UBA (for #DISP) = ICS & DISP flags
18924 (on ICS if in DISPATCHER);
18927 increment (QI-18), NEXT if PSDB instr
18928 135A PSEB UBB DSPL SUB NCRY SREG JSZ PSEH ZERO Skip if (QI-18) < 2 (DSPL = 3);
18930 Trap if (QI-18) = 0
18931 135B JSZI NEXT CCA UBB CAD DATA Set CCG and NEXT if (QI-18) >= 2;
18933 Decrement (QI-18)
18934 135C CPX2 ADD SWAB EVEN SP4A ADD CCA NZRO Skip if not in DISPATCHER;
18936 Skip if on ICS, set CCE if not
18937 135D ADD DATA OPB JSZ INT9 NEG (QI) := 0 if in DISPATCHER;
18939 Start DISPATCHER if not on ICS and
18940 (QI)[0:1]; F4 causes JSB to #IXT4 from
18941 #INT9, (QI) is left in OPA for #IXT4
18942 135E INC CCA ADD NEXT Set CCG; NEXT

```



PAGE 387  
RECORD  
NO

C. S. Dispatch Instruction  
ADDR L RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

10/ 2/86 9:27 AM

18945  
18946  
18947  
18948  
18949  
18951  
18952  
18954  
18955  
18957  
18958

\*\*\*\*\*  
\* Dispatch (DISP) Instruction \*  
\*\*\*\*\*  
135F DISP OPA ADD WRX3 UBA OPB IOR CCA ZERO  
1360 SP4A ADD RLZ DATA INC CCA NEXT  
1361 OPA JSZ INT9 ROX3 ADD SF4B

Write at [QI];  
Skip if not on ICS and [QI-18] = 0. set CCE  
[QI] := !8000; Set CCG, NEXT if on ICS or  
DISABLED  
Start DISPATCHER if not on ICS and ENABLED.  
Reread [QI] for #IXT4;  
F4 causes JSB to #IXT4 from #INT9

```

18960 *****
18961 * XCHD (Exchange DB) Instruction - The entry point for XCHD *
18962 * is #DPPX, for which the SR preadjust is 0. The instruction *
18963 * checks for two or more TOS registers full, and fetches them *
18964 * from memory if not. The split bank flag is set or cleared *
18965 * according to the new value of DB-BANK. *
18966 *****
18967 *
18968 1362 XCHD RB JSZ PULM SRL2 BNKD JSZ PUL2 SPIB SRZ Pull two TOS if SR = 0 else pull one TOS if
18970 3FFF ADDL UBA BNKS XOR ZERO SR = 1. UBA := new bank #; SPIB := DB-BANK
18971 1363 1000 ADDL UBA INC CCPX UNC UBA := pre-mask for CCPX;
18973 1364 SPIB ADD RB UBA UBB IOR CCPX Set FSS (UBB = 14000), skip
18974 1365 DB ADD RA RA RB XFRR DB DB-BANK = S-BANK; Clear FSS if
18975 1367 ADD NEXT OOFF SREG ANDL BNKD DB-BANK = S-BANK (UBB = 15000)
18976 1366 DB ADD RA RA RB XFRR DB (S) := old DB, DB := new DB from (S)
18977 1367 ADD NEXT OOFF SREG ANDL BNKD (S) := old DB, DB := new DB from (S)
18978 1366 DB ADD RA RA RB XFRR DB NEXT; BNKD := new DB-BANK from (S-1)
18979 1367 ADD NEXT OOFF SREG ANDL BNKD
18980
18981
18982

```

PAGE 389  
RECORD  
NO

Set Disable/Enable Interrupts Bit Instruction  
C.S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

10/ 2/86 9:27 AM

18985  
18986  
18987  
18988  
18989  
18990  
18991  
18992  
18993  
18994  
18995  
18996  
18998  
19000  
19002  
19003  
19005  
19007

```
*****  
*  
*   Set Disable/Enable Interrupts Bit (SED) instruction   *  
*  
*   This instruction will reset/set the interrupts enabled bit *  
*   in the status register (bit 1) depending upon CIR.(15:1). *  
*  
*****  
*  
$LUT INSTR=SED:0 011 000 000 10x xxx, DSPL=4, ENTRY=SED  
*  
1368 SED      CIR JSB  SED1      EVEN      JSZ TRP6      NPRV JSB if DISABLE; Trap if not privileged  
1369          CPX2 JSB SED2      ODD      4000      ADDL      JSB if DINTFF; UBB := RH := mask to set ints  
19000 136A      UBB STA  IOR      STA      UBB JSZC NEXT  UNC  STA := STA with interrupts set; UBB := mask  
19002          to clear interrupts; JSB for NEXT  
19003 136B SED1 UBB STA AND      STA      JSZ NEXT  UNC  STA := STA with interrupts cleared; NEXT  
19005 136C SED2 RH STA IOR      STA      JSZ DIMS  UNC  STA := STA with interrupts set; Handle  
19007          deferred interrupts
```



PAGE 391  
RECORD  
NO

C S.  
ADDR

Register Control Instructions ADDS and SUBS  
\*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10/ 2/86 9:27 AM

COMMENT

```

19041 *****
19042 *
19043 * ADSS is the entry point for both the ADDS and SUBS *
19044 * instructions. F2 is set for the SUBS instruction and not *
19045 * for ADDS. DSPL is set to 8 so as to access the immediate *
19046 * operand in CIR. *
19047 *
19048 *****
19049 *
19050 $LUT INSTR=ADDS:0 011 101 0xx xxx xxx, DSPL=8, ENTRY=ADSS
19051 $LUT INSTR=SUBS:0 011 101 1xx xxx xxx, DSPL=8, F2, ENTRY=ADSS
19052 *
19053 1375 ADSS SM INC WRS SR SM REPC SP3B DCSR SRZ Write at SM + 1; SP3B := S. REPC if SR > 0
19055 1376 QDWN ADD DATA UBB ADD SM DCSR SRL2 Write QDWN: Repeat until SR in rank1 < 2
19057 * dec SR, SM := S (if SR = 0 at start of
19058 * instruction store into SM may be NOPed)
19059 1377 DSPL ADD NZRO SP3B CAD RH UBA := immediate operand, skip if <> 0;
19061 * RH := S - 1
19062 1378 UBB JSBI ADS1 ROS SP3B UBA ADSB SP1B CLSR Read TOS and jump if operand in TOS;
19064 * SP1B := S +/- DSPL, clear SR
19065 1379 UBB Q JSZS STUN NEG Z UBB JSZC STOV NEG STUN if S < Q; STOV if Z < S and within 32K
19067 137A ADS1 RH OPA JSZ NEXT UNC SP1B ADD SM Jump to NEXT; SM := S
19069 137B ADS1 RH OPA ADSB SP4A SP3B Q JSZC STUN NEG SP4A := S-1 +/- TOS; STUN if old S <= Q
19071 137C UBA Q JSZS STUN NEG Z UBA JSZC STOV NEG STUN if new S < Q and within 32K;
19073 * STOV if Z < new S and within 32K
19074 137D JSZ NEXT UNC SP4A ADD SM Jump to NEXT; SM := S

```

RECORD NO	C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
19077																
19078																
19079																
19080																
19081																
19082																
19083																
19084																
19085	137E	SETR	SM	INC				WRS	SR	SM	REPC		SM	DCSR	SRZ	SAVE INSTRUCTION PARAMETERS BY WRITING TO MEMORY
19087																
19088																
19089	137F		QDOWN	ADD				DATA			ADD			DCSR	SRL2	SM:=SR + SM, REPEAT IF SR <> 0, DCSR
19091	1380		CIR	ADD	RLZ	SP4A	HBF2	Z			ADD		RE	CLSR		WRITE QDOWN; REPEAT UNTIL SR IN RANK1 < 2
19093																SP4A (0:8) :=CIR; F2:=CIR(8);
19094																RE :=UBB - Z; CLSR
19096	1381		UBB	SM	JSZS	STOV		NEG	FOO0	UBA	ANDL					STOV IF Z < S;
19097	1382		SM	ADD			RH	ROBS			JSZ	TRP6				SKIP IF NO PRIVILEGED REGISTERS TO SET
19099	1383		SP4A	ADD	LSL	RG	HBF2			BNKS	JSB	STSB	XR1			READ FIRST PARAMETER; TRAP IF NPRV
19101																RG (0:7) :=CIR (9:7); F2:=CIR(9);
19102	1384		STA	ADD			XR8				DB	ADD				XR1:=BNKS; JSB IF SET S-BANK
19104	1385		RG	ADD	LSL	RG	HBF2				BNKD	JSB	STDB	XR3		XR6:=STA; XR2:=DB
19106	1386		UBA	ADD	LSL		HBF2				DL	JSB	STDL	XR4		F2:=CIR(10); JSB IF SET DB AND DB-BANK
19108	1387	RG	RG	ADD	LSL	RG	HBF2	Z			JSB	SETZ	XR5			F2:=CIR(11); XR4:=DL, JSB IF SET DL
19110	1388		UBA	ADD	LSL	RG	HBF2				SM	JSB	SSTA	XR9		F2:=CIR(12); XR5:=Z, JSB IF SET Z
19112	1389	X		ADD			XR7				BNKD	JSB	SETX	SP3B		F2:=CIR(13); XR9:=SM, JSB IF SET STATUS
19114	138A	RG	RG	JSB	SETQ		NEG				Q	ADD				XR7:=X; SP3B:=BNKD, JSB IF SETX
19116	138B		CIR	JSB	STSM		ODD				RH	ADD				JSB TO SET Q IF CIR(14); RF:=Q
19118	138C		UBB	Q	JSBS	UNFL		NEG	Z		UBB	JSBS	OVFL			JSB IF CIR(15); SM:=NEW SM
19120																JSB FOR UNFL IF S < Q AND WITHIN 32K;
19121																JSB FOR OVFL IF Z < S AND WITHIN 32K
19122	138D		UBA	DB	ADD					SP3B	XR1	XOR				(OVERFLOW TEST HAS PRIORITY)
19124	138E		DB		SUB					Z	DB	SUB				UBA:=DB; SKIP IF BNKD <> BNKS
19126																; SET F5B IF NOT SPLIT BANKS; SKIP IF
19127																(BNKD = BNKS) AND (DB > DL) AND (Z >= DB)
19128																{SKIP IF SPLIT STACK; TICB TEST REQUIRES
19129																THAT Q OR S RELATIVE ADDRESSING BE
19130	138F		STA	ADD	LSL		HBF2				Q	ADD				SPECIFIED IN LUT ENTRY)
19132																F2:=INTERRUPT BIT;
19133	1390		UBB	DL	JSBS	UNFL		NEG	UBB	DB	JSBS	UNFL				UBB:=Q; SKIP IF SPLIT STACK
19135																; JSB FOR UNFL IF Q < DL AND WITHIN 32K;
19136																JSB FOR UNFL IF Q < DB AND WITHIN 32K AND
19137																NOT SPLIT STACK
19138	1391	RE	DL	SUB				Z	DL	SUB						FIXED SO THAT IT JUMPS (2635)
19140																JSB FOR STACK UNDERFLOW IF NOT (Z >= DL);
19141	1392		3FFF	ADDL				00FF	XR1	ANDL		BNKS				JSB FOR STACK UNDERFLOW IF (Z - DL) > 32K
19143	1393		1000	ADDL						UBA	INC					UBA:=MASK TO SET F5S MINUS ONE;
19144	1394		CPX2	ADD			EVEN	UBA	UBA	IOR		CCPX	UNC			BNKS:=NEW VALUE; SKIP IF NOT SPLIT BANKS
19146																UBA:=%1000;
19147	1395		JSZ	DIMS			F2				ADD					UBB:=%4000; SET F5S IF SPLIT BANKS; SKIP
19149																SKIP IF NO DEFERRED INTERRUPTS;
19150																UBB:=%5000; CLEAR F5S IF NOT SPLIT BANKS
19152																Handle deferred interrupt if interrupts on;

C S. Set Registers Instruction  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
NO ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

NO	ADDR	LABEL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT		
19154	1396	STSB	RH	Q	JSZC	STUN	NEG	RH			CAD		RH	ROS		STUN IF SM <= Q; RH:=NEW SM, READ TOS		
19156	1397				ADD				OPB		ADD		XR1		RSB	; XR1:=NEW BNKS, RSB		
19158	1398	STDB	RH	Q	CAD		ROBS		OPB		CAD		DB			READ TOS; DB:=PARAMETER FROM TOS		
19160	1399	UBA			CAD		POS	UBA			CAD		RH	ROS		SKIP IF NEW SM > Q; RH:=NEW SM, READ TOS		
19162	139A		RG	Q	JSB	RBKD	UNC	OFF	OPB		ANDL		BNKD		RSB	UBA := shifted CIR; JSB if new SM <= Q;		
19164																BNKD := parameter from TOS, return		
19165	139B	STDL	RH	Q	JSBC	RBKD	NEG		DB		ADD					JSB IF SM <= Q; UBB:=DB		
19167	139C		RH		CAD		RH	ROBS	UBB		OPB		ADD		DL	RSB	RH:=NEW SM, READ TOS;	
19169																DL:=DB + TOS PARAMETER, RSB		
19170	139D	SETZ	RH	Q	JSBC	RSDL	NEG		DB		ADD					JSB IF SM <= Q; UBB:=DB		
19172	139E		RH		CAD		RH	ROBS	UBB		OPB		ADD		Z	RSB	RH:=NEW SM, READ TOS;	
19174																Z:=DB + TOS PARAMETER		
19175	139F				RG	ADD			UBB		ADD		RE		RSB	UBA:=SHIFTED CIR; RE:=NEW Z, RSB		
19177	13A0	SSTA	RH	Q	JSBC	RESZ	NEG		OPB		ADD		SP1B			JSB IF SM <= Q; SP1B:=NEW STA		
19179	13A1				STA	ADD	POS	2F00	UBB		ANDL		SP2B			SKIP IF PRIVILEGED; SP2B:=NON-PRIVILEGED		
19181																BITS OF NEW STA		
19182	13A2				SP1B	ADD	STA	UNC	DOFF	UBA	ANDL					RSB	STA:=NEW STATUS;	
19185	13A3		UBB		SP2B	TOR	STA		RH		CAD			RH	ROS	RSB	UBB:=PRIVILEGED BITS OF OLD STA	
19187																RSB	SET NON-PRIVILEGED BITS OF STA;	
19188	13A4	SETX	RH	Q	JSBC	RESX	NEG		OPB		ADD					RSB	RH:=NEW SM, READ TOS, RSB	
19190																RSB	JSB IF SM <= Q;	
19191	13A5				UBB	ADD	X		RH		CAD		RH	ROS	RSB	UBB:=PARAMETER FOR TOS		
19193	13A6	SETQ	RH	Q	CAD		RH	ROBS	DB		ADD					RSB	X:=NEW X; RH:=NEW SM, READ TOS, RSB	
19195	13A7		RH	Q	JSBC	RESQ	NEG	UBB	OPB		ADD		Q		RSB	RH:=NEW SM, READ TOS; UBB:=DB		
19197	13A8	STSM	RH	RF	JSBC	RESQ	NEG		DB		ADD					RSB	JSB IF SM <= Q; Q:=DB + PARAMETER, RSB	
19199	13A9				ADD			UBB	OPB		ADD		SM		RSB	JSB IF SM <= Q; UBB:=DB		
19201																RSB	; SM:=DB + PARAMETER FROM TOS, RSB	
19202																	*****	
19203																		The following code restores the environment prior to the
19204																		start of the SETR instruction in the event of a stack
19205																		underflow or overflow. All instruction parameters in the
19206																		TOS registers are saved by writing them to memory. The
19207																		original values of all registers are stored in the course
19208																		of executing the instruction. If stack underflow is detected
19209																		while reading a parameter from the TOS in memory, all
19210																		registers which may have been set up to that point are
19211																		restored. All registers are restored if stack overflow or
19212																		underflow is detected as a result of setting Z, Q, or S.
19213																		*****
19214																		
19215	13AA	OVFL			ADD						ADD			SF4B				: SF4B TO INDICATE OVERFLOWS
19217	13AB	UNFL			ADD			XR9	ADD		ADD		SM					BEGIN RESTORING REGISTERS, RESTORE SM
19219	13AC	RESQ			ADD			RF	ADD		ADD		Q					: RESTORE Q
19221	13AD	RESX			XR7	ADD	X		ADD		ADD							RESTORE X;
19223	13AE	RESZ			XR6	ADD	STA		XR5	ADD	ADD		Z					RESTORE STA; RESTORE Z
19225	13AF	RSDL			ADD				XR4	ADD	ADD		DL					: RESTORE DL
19227	13B0	RBKD			ADD				XR3	ADD	ADD		BNKD					: RESTORE BNKD
19229	13B1				JSZ	STOV	UNC		XR2	JSZ	STUN	DB			NF4B			JSB FOR STACK OVERFLOW;
19231																		RESTORE DB, JSB IF STACK UNDERFLOW

19233  
19234  
19235  
19236  
19237  
19238  
19239  
19240  
19241  
19243  
19245  
19247  
19249  
19251  
19253  
19255  
19257  
19259  
19261  
19263  
19265  
19267  
19269  
19270  
19272  
19273  
19275  
19276  
19277  
19278  
19279  
19280  
19281  
19282  
19283  
19284  
19285  
19286  
19288  
19290  
19292  
19294  
19296  
19298  
19300

```
*****
*
*   Push Registers (PSHR) Instruction
*
*****
*
* $LUT INSTR=PSHR:0 010 100 1xx xxx xxx, DSPL=8, ENTRY=PSHR
*
1382 PSHR   CIR  CSR          SM  ADD          RH
1383       UBA  CSR          SP4A HBF2      UBB  JSBS  PSH1 SP3B   F2
1384       UBA  CSR          SP4A HBF2      Q   JSB  PSH1 RH     F2
1385       X   ADD          UBA  CSR          SP2B HBF2 NF2
1386       STA  ADD          SP4A  UBA  DB   JSB  PSH1 RH   NF4B
1387       SP2B CSR          SP4A HBF2      UBA  DB   JSB  PSH1 RH   F2
1388       UBA  CSR          SP4A HBF2      Z     JSB  PSH1 RH   F2
1389       DSPL JSB          PSHF   ZERO      DL   JSB  PSH1 RH   F2
1390       SP4A CSR          HBF2   0003 SP4A  ANDL  ZERO
1391       DB   JSB          PHDB   F2        JSZ  TRP6   NPRV
1392       CIR  JSB          PSH1   BIT8     UBA  BNKS  ADD    RH
1393       ADD          ADD          NEXT
1394       SM  INC          WRS  RH  DB  SUB   RH  INCN  SR7
1395       SP4A ADD        Z     UBA  SUB   INSR  RSB
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
```

```

F2:=CIR(15); RH:=(SR+SM)
F2:=CIR(14); SP3B:=-S; JSB IF CIR(15)
F2:=CIR(13); RH:=Q; JSB IF CIR(14)
UBA:=X; F2:=CIR(12); SKIP IF NOT CIR(13)
SP4A:=STA; RH:=X+DB; MDJBSB IF CIR(13)
F2:=CIR(11); RH:=STA+DB; JSB IF CIR(12)
F2:=CIR(10); RH:=Z; JSB IF CIR(11)
JSB IF PSHR 0; RH:=DL; JSB IF CIR(10)
F2:=CIR(9); SKIP IF CIR(8,2)=0
UBA:=DB; JSB IF CIR(9); TRAP IF NPRV
JSB IF CIR(8); RH:=DB + BNKS
: NEXT
SEND WRITE ADDR; RH:=RH-DB, INCN, SR7?
UBA:=SP4A;
UBB:=Z - NEW SM, INSR AND RSB IF SR < 8
PUSH QDWN {RH WAS RG BEFORE INCN};
F5B:=NEW SM > Z
UBA:=SP4A, RSB; SM:=SM+1, STOV IF Z < SM
*****
*
* If Stack Overflow is detected, the following code restores
*
* the stack and pointers to the conditions which existed at
*
* the start of the PSHR instruction. If the original value of
*
* S is less than the current value of SM, i.e. [(SM+1)-S]=0,
*
* then there are locations at or below the original S in the
*
* TOS registers. These are pushed into memory, and SM is set
*
* to the original value of S.
*
*****
13C2 PSTO   SM  ADD          RH          SP3B SM  REPC          SP1B DCSR POS  RH:=SM; SP1B:=UBB:=-[OLD S]+SM, REPC IF >0
13C3       QDWN ADD        DATA  UBB  INC    INC    DCSR ZERO  PUSH TOS AT OR BELOW OLD S INTO MEMORY
13C4       JSZ  STOV      UNC   RH   SP1B SUB   SM   CLSR      JSB STOV; SM:=SM-[(OLD S)+SM]=OLD S, SR:=0
13C5       SM  INC          WRS  UBA  BNKD  ADD   RH  INCN  SRG5  SEND WRITE ADDR; RH:=BNKD, INCN, SR > 5?
13C6       QDWN ADD        DATA  UBA  INC    RH  INSR      PUSH QDWN; RH:=UBB-SM+1, INSR IF SR<=4
13C7       QDWN ADD        DATA  UBB  INC    SM  INCN  SRG5  PUSH QDWN; SM:=SM+2, SKIP IF SR > 5
13C8       DB   ADD          RA     RH   CAD   SM   INSR  RSB   RA:=UBA-DB, RESTORE SM IF SR<=4, RSB
13C9       DB   ADD          RSB  Z     SM  JSBS  PSTO  NEG   UBA:=DB, RSB; STOV IF SM > Z

```



PAGE 395  
RECORD  
NO

C.S.                    Push Registers Instruction  
ADDR    LABL   RREG   SREG   FUNC   SFNC   STOR   SPSK   RREG   SREG   FUNC   SFNC   STOR   SPEC   SKIP   COMMENT

10/ 2/86    9:27 AM

```
19303                    *****  
19304                    *    The following code fills the TOS registers for diagnostic    *  
19305                    *    purposes when the instruction calls for zero registers to    *  
19306                    *    be pushed onto the TOS.                                            *  
19307                    *****  
19308                    *  
19309    13CA    PSHF            SM    ADD            ROS    SR            ADD            CTR                    READ TOS IN MEMORY; CTR:=SR FOR REGN  
19311    13CB                    JSZ    NEXT            SR7    UBA    Q            JSZC    NEXT            SM    INSR            NCRY            JSB FOR NEXT IF SR=7 OR NOT (SM > Q)  
19313    13CC                    OPA    ADD            REGN            RREG            CAD                    SM    INSR            PULL STACK OPERAND INTO REGISTER;  
19315                    UBB    JSB    *-2            ROS            ADD                    ICTR                    SM:=UBB:=SM - 1, INSR  
19316                    UBB    JSB    *-2            ROS            ADD                    ICTR                    READ NEW TOS IN MEMORY, LOOP BACK;
```

C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
19319																
19320																
19321																
19322																
19323																
19324																
19325	13CE	DXCH		ADD				RB	ADD			RD			: {S-3} := {S-1}	
19327	13CF			ADD				RD	ADD			RB	CCA		: {S-1} := {S-3}, CCA on msw	
19329	13D0			ADD				RA	ADD			RC			: {S-2} := {S}	
19331	13D1			ADD			NEXT	RA	ADD			RA	DCC		NEXT; {S} := {S-2}, DCC on lsw	
19333																
19334																
19335																
19336																
19337																
19338																
19339																
19340	13D2	XCH		RA	ADD		RB					RB	ADD		{S-1} := {S}; UBB := {S-1}	
19342	13D3	XCH1		UBB	ADD		RA	CCA					ADD	NEXT	{S} := {S-1}, CCA; NEXT	
19344																
19345																
19346																
19347																
19348																
19349																
19350																
19351	13D4	XAX			RA	ADD		X		CCA			ADD	NEXT	X := {S}	
19353	13D5			X		ADD		RA		CCA			ADD	NEXT	{S} := X, CCA; NEXT	
19355																
19356																
19357																
19358																
19359																
19360																
19361																
19362	13D6	CAB			RB	ADD		RC				RA	ADD	RB	: {S-1} := {S}	
19364	13D7											RC	JSB	XCH1	UNC	{S-2} := {S-1}; UBB := {S-2}, jump to finish
19366																
19367																
19368																
19369																
19370																
19371																
19372																
19373	13D8	XBX			RB	ADD		X					ADD	NEXT	X := {S-1}	
19375	13D9			X		ADD		RB					ADD	NEXT	{S-1} := X; NEXT	

C. S.  
ADDR

Triple Word Shift instructions  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

19378  
19379  
19380  
19381  
19382  
19383  
19384  
19385  
19387  
19388  
19389  
19391  
19393  
19395  
19397  
19399  
19401  
19402  
19403  
19404  
19405  
19406  
19407  
19408  
19409  
19410  
19412  
19414  
19416  
19417  
19418  
19419  
19420  
19421  
19422  
19423  
19424  
19426  
19428  
19429  
19431  
19432  
19434  
19436  
19438  
19439  
19440  
19442  
19444  
19445  
19447

\*\*\*\*\*  
\* TASL (Triple arithmetic shift left) Instruction \*  
\*\*\*\*\*  
\$LUT INSTR=TASL:0 001 001 000 XX,ENTRY=TASL,SR=3,DSPL=6  
\$LUT INSTR=TASL X:0 001 101 000 ::X,ENTRY=TASL,SR=3,DSPL=6,X  
\*  
13DA TASL XC DSPL JSB TAS1 SP4A UNC ADD SP3B  
13DB UBA QASL UBB LINK DCTR CTR0  
13DC SREG ADD RC CCA SREG ADD  
13DD TAS2 SPOA ADD UBB ADD RB DCC  
13DE ADD UBA ADD RA DCC  
13DF TAS1 RA ADD SPOA NEXT 003F UBA ANDL CTR  
13E0 RC ADD RSB RB REPC DCTR CTR0  
13E1  
\*  
\*\*\*\*\*  
\* TASR (Triple arithmetic shift right) Instruction \*  
\*\*\*\*\*  
\$LUT INSTR=TASR:0 001 001 001 XX,ENTRY=TASR,SR=3,DSPL=6  
\$LUT INSTR=TASR X:0 001 101 001 XXX,ENTRY=TASR,SR=3,DSPL=6,X  
\*  
13E2 TASR XC DSPL JSB TAS1 UNC ADD DCTR CTR0  
13E3 UBA QASR UBB LINK  
13E4 SREG ADD RC CCA SREG JSB TAS2 UNC  
\*  
\*\*\*\*\*  
\* TNSL (Triple normalizing shift left) Instruction \*  
\*\*\*\*\*  
\$LUT INSTR=TNSL:0 001 001 110 XX,ENTRY=TNSL,SR=3  
\$LUT INSTR=TNSL X:0 001 101 110 XX,ENTRY=TNSL,SR=3,X  
\*  
13E5 TNSL RA RA ADD SPOA 03FF RC ANDL SP1B  
13E6 RB RB IOR NZRO FE00 UBB ADDL SP2B CRRY  
13E7 SP1B JSB TNS0 ZERO ADD SP3B SF1  
13E8 ADD SP4A 0100 RB RH  
13E9 SP2B ADD NF1 RB REPC  
13EA RH UBA QASL CRRY UBB LINK RB ICTR  
\*  
13EB 0200 SREG IORL CTRS ADD  
13EC TNS1 XC UBB ADD X UBA ADD RC CCA  
13ED SPOA ADD RA NEXT  
13EE TNS0 JSB TNS1 UNC 002A ADDL

SP4A:=0;  
UBA:=SHIFT COUNT, JSB; SP3B:=0  
SHIFT UNTIL CTR IS DECREMENTED TO 0  
STORE (S-2) CCA; UBB:=(S-1)  
UBA:={S}, STORE (S-1), DCC  
NEXT; STORE (S), DCC  
SPOA:={S}, CTR:=SHIFT COUNT MOD 64  
UBA:={S-2}, RSB;  
UBB:={S-1}, REPEAT IF CTR < 0  
  
UBA:=SHIFT COUNT, JMP;  
SHIFT UNTIL CTR IS DECREMENTED TO 0  
STORE (S-2); UBB:={S-1}, JSB TO FINISH  
  
SPOA:={S}, SP1B:=UBB:={S-2}.(6:10)  
SKIP IF (S), (S-2) < 0;  
SP2B:={S-2}.(0:7)+\*17, SKIP IF (S-2).(6:1)  
JSB IF (S), (S-1), (S-2).(6:42) = 0;  
SP3B:=0, SF1 IF NOT (S-2).(6:1)  
SP4A:=0, RH:=MASK TO TEST BIT 7  
UBB:={S-2}; UBB:={S-1}, REPEAT IF F1  
REPEAT AND INCREMENT CTR UNTIL (S-2).(6:1)  
UBA:=NORMALIZED (S-2);  
RB:=NORMALIZED (S-1) ICTR  
SET BIT 6 IN (S-2); UBB:=SHIFT COUNT  
X=X (CONDITIONALLY) + SHIFT COUNT;  
(S-2):=NORMALIZED (S-2), CCA  
(S):=NORMALIZED (S); NEXT  
JUMP BACK; UBB:=42

```

          Test Instructions
          ***** ALU A *****          ***** ALU B *****
C S      LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
ADDR
19450
19451      *      Test TOS (TEST) Instruction      *
19452      *****
19453      *
19454      $LUT INSTR=TEST:0 000 010 101 xxx xxx, ENTRY=TEST, SR=1
19455      *
19456      13EF  TEST          ADD                      RA  JSB  XCH1          UNC      ; UBB := (S), jump to finish
19457      *
19458      *****
19459      *      Test double word on TOS (DTST) Instruction      *
19460      *****
19461      *
19462      $LUT INSTR=DTST:0 000 010 111 xxx xxx, ENTRY=DTST, SR=2
19463      *
19464      13F0  DTST      RB  JSZ  DTS1          UNC  RA  RA  LINK          CCRY      UBA := msw + lsw(0); Clear carry bit in STA
19465      *
19466      *****
19467      *      Test byte on TOS (BTST) Instruction      *
19468      *****
19469      *
19470      $LUT INSTR=BTST:0 000 011 001 xxx xxx, ENTRY=BTST, SR=1
19471      *
19472      13F1  BTST          JSZ  NEXT          UNC      RA  ADD          CCB      Jump to NEXT; Set CCB on TOS
19473      *
19474

```

Linked List Search Instruction

```

***** ALU A *****
***** ALU B *****
C.S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
19477 *****
19478 LINKED LIST SEARCH INSTRUCTION
19479 *****
19480 *
19481 $LUT INSTR=RSW/LLSH/I-O:0 010 000 011 00x xxx, ENTRY=LLSH
19482 *
19483 LLSH CIR CSR SP4A 0002 UBA ADDL SP1B SP4A := CIR &csr(1); SP1B := 2 (for I/O)
19485 13F2 LLSH STA JSZ TRP0 POS 0002 UBA JSLZ RSW SP1B POS JMP if I/O or RSW instr else mode violation?
19487 13F4 X JSZ PULM SRL2 SP1B JSZI PUL2 SRZ Pull 2 TOS if SR = 0 else pull 1 if SR = 1
19489 SR UBB JSZC PULM X NCRY SR SP1B JSZC PUL2 BKK3 NCRY ; UBB := 3 (only for when SR >= 3 on entry)
19490 X INC PULM X NCRY SR SP1B JSZC PUL2 BKK3 X := X + 1 to negate 1st check; BKK3 := bank
19492 RD RA ADD ROX3 RA ANDL ADD Read target word
19494 LLS1 X CAD X NZRO RA ADD SP1B ROX3 X:=X - 1, SKIP IF <> 0; READ NEW LINK BANK
19496 13F8 LLS1 X CAD X NZRO RA ADD SP1B ROX3 CCL IF X=0 JSB FOR NEXT, READ NEW LINK ADDR
19498 13F9 RC OPA JSZC NEXT CCA RA INC ROX3 TERMINATE IF NOT (TEST WORD > TARGET);
19500 13FA RC OPA JSBC LLS2 NCRY OPB ADD BKK3 BKK3:=LINK BANK
19502 13FB RC OPA JSB LLS3 TEST OPB ADD RA UBA:=TARGET, JSB IF INTERRUPTS; RA:=ADDR
19503 13FC UBB JSB LLS1 ROX3 UBA BKK3 XFRS RB READ NEW TARGET WORD, LOOP BACK;
19505 13FD LLS2 INC IRDN CCA RREG LINK RREG:=TARGET, RB:=NEW LINK BANK
19507 13FE LLS3 JSZ IRDN UNC RREG SP1B LINK INCR TARGET, CCG IF ALL 1'S ELSE CGE, NEXT
19510 13FF ADD IRDN UNC SP1B ADD RA JSB TO INTERRUPT HANDLER; RESTORE RA
19512 13FF ADD IRDN UNC SP1B ADD RA NOP to keep system happy (2555)

```

PAGE 400  
RECORD  
NO

Decimal Instruction Set

10/ 2/86 9:27 AM

```
***** ALU A ***** ALU B *****  
C S ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT  
*****  
19515 *  
19516 * DEC is the entry point for the decimal instruction set *  
19517 *  
19518 * The last four bits of the op-code are used to index the *  
19519 * decimal jump table. *  
19520 *  
19521 *  
19522 *****  
19523 *  
19524 $LUT INSTR=EDIS:0 010 000 11x xxx xxx, DSPL=4, ENTRY=DEC  
19525 *  
19526 %1400  
19527 *  
19528 1400 DECT 0070 CIR ANDL JSL DMPY UNC 1. DOUBLE LOGICAL MULTIPLY;  
19530 1401 0080 CIR ANDL JSL CVAD UNC 2. CHECK CIR { 9:3 }  
19531 1402 0090 CIR ANDL JSL CVAD UNC 2. ASCII TO DECIMAL CONVERSION;  
19533 1402 0090 CIR ANDL JSL CVAD UNC 2. CHECK CIR { 9:2 }  
19534 1402 0090 CIR ANDL JSL CVAD UNC 3. DECIMAL TO ASCII CONVERSION;  
19536 1403 0080 CIR ANDL XR2 JSL CVBD XR2 UNC 4. BINARY TO DECIMAL CONVERSION;  
19537 1404 0080 CIR ANDL XR4 JSL CVDB XR2 UNC 4. CHECK CIR { 9:2 }  
19538 1405 0040 CIR ANDL XR6 JSL SLD XR2 UNC 5. DECIMAL TO BINARY CONVERSION;  
19539 1406 0040 CIR ANDL XR6 JSL SLD XR2 UNC 6. CHECK CIR { 9:2 }  
19540 1407 0040 CIR ANDL XR6 JSL SRD XR2 UNC 7. DECIMAL LEFT SHIFT;  
19542 1408 0040 CIR ANDL XR6 JSL ADDD XR2 UNC 7. DECIMAL NORMALIZING LEFT SHIFT;  
19543 1409 0040 CIR ANDL XR6 JSL ADDD XR2 UNC 8. CHECK CIR { 9:1 }  
19544 140A 0040 CIR ANDL XR6 JSL ADDD XR2 UNC 8. DECIMAL RIGHT SHIFT;  
19545 140B 0040 CIR ANDL XR6 JSL MPYD XR2 UNC 9. CHECK CIR { 9:1 }  
19546 140B 0040 CIR ANDL XR6 JSL MPYD XR2 UNC 9. DECIMAL ADD;  
19547 140B 0040 CIR ANDL XR6 JSL MPYD XR2 UNC A. CHECK CIR { 9:1 }  
19548 140B 0040 CIR ANDL XR6 JSL MPYD XR2 UNC A. DECIMAL COMPARE;  
19549 140B 0040 CIR ANDL XR6 JSL MPYD XR2 UNC B. CHECK CIR { 9:1 }  
19550 140B 0040 CIR ANDL XR6 JSL MPYD XR2 UNC B. DECIMAL SUBTRACT;  
19551 140B 0040 CIR ANDL XR6 JSL MPYD XR2 UNC C. CHECK CIR { 9:1 }  
19552 140B 0040 CIR ANDL XR6 JSL MPYD XR2 UNC C. DECIMAL MULTIPLY;  
19553 140B 0040 CIR ANDL XR6 JSL MPYD XR2 UNC C. CHECK CIR { 9:1 }
```



19609  
19610  
19611  
19612  
19613  
19614  
19615  
19616  
19617  
19618  
19619  
19620  
19621  
19622  
19623  
19624  
19625  
19626  
19627  
19628  
19629  
19630  
19631  
19633  
19635  
19637  
19639  
19641  
19642  
19644  
19646  
19647  
19649  
19651  
19652  
19654  
19655  
19657

ASCII TO DECIMAL CONVERSION ---

ON ENTRY :

SR := 3  
 RA := SOURCE DIGIT COUNT  
 RB := SOURCE BYTE ADDRESS ( DB REL )  
 RC := TARGET DIGIT COUNT  
 RD := TARGET BYTE ADDRESS ( DB REL )  
 ( VALID AFTER PULM )

TARGET ADDR := ASCII SOURCE CONVERTED TO PACKED  
 DECIMAL. ASCII SOURCE MUST BE LEADING BLANKS ( %40 )  
 OR DECIMAL DIGITS. THE RIGHTMOST DIGIT MAY BE SIGNED.  
 BOTH DIGIT COUNTS MUST BE IN THE RANGE 0 <= N <= 28.  
 IF EITHER DIGIT COUNT IS ZERO ONLY THE SDEC IS  
 PERFORMED.

1416	CVAD	RC	RB	ADD	RG													UNC	SAVE RB; PULM FOR RD
1417			SPIB	JSB	AD17	CRRY	RA	SP1B	JSZ	PULM								CRRY	TRAP IF RC > 28; TRAP IF RA > 28
1418			RA	JSB	SD24	ZERO		RC	JSB	AD17								ZERO	DEC STACK & NEXT IF RA OR RC = 0
1419			DB	ADD		NFSS	Z	DB	SUB									CF1	SKIP IF NOT SPLIT BANKS; SKIP IF DB > Z
141A				ADD		CF1	UBA	DL	SUB									CF1	: F1 SET IF NOT SPLIT STACK;
141B			RC	ADD	RH				JSL	CKCD								UNC	( (NFSS) AND (Z)>DB) AND (DB>DL) )
141C		RA		CAD			0003		ADDL		CTR							NF5B	UBA:=RA-1;
141D		UBA	RA	ADD	RH				ADD									SF4B	CTR:=3 (DEC DIGS TO FILL WD); SKIP IF F5B=0
141E		SPOA	SP1B	ADD	RF	ROD			JSL	CKAB								UNC	RH:=NIBBLE COUNT (2RA-1); F4B:=F5B
141F			OPA	ADD	RRZ	CF3A		RC	JSBS	CAD1	XRO							F4B	OPA:=TARGET SIGN WD; RF:=TARGET ADDRESS;
1420		UBA	UBA	ADD	LSL	RH	UNC	0001	ADDL		CTR								CHECK SOURCE ADDRESS
																			UBA:=POSS EXTRA BYTE IN TARG SIGN WD;
																			XRB0:=- (DEC CNT); JUMP IF TARG SIGN WD FULL
																			RH(6:8):=EXTRA BYTE SKIP;
																			CTR:=1 (DEC DIGITS TO FILL WD) IF EXTRA BYTE



CVAD -- ASCII TO DECIMAL CONVERSION

RECORD NO	C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
19659																*	
19660																*	
19661																*	
19662																*	
19663																*	
19664																*	
19665																*	
19666																*	
19667	1421	CAD1	UBA	UBA	SUB		RH	UNC	SP3B	SP4A	ADD		SP3B	ROD	F5B	RH:=0 IF NO EXTRA BYTE, SKIP; OPB:=SOURCE SIGN WD, SP3B:=ADDR, WORD FULL?	
19669																	
19670	1422		RREG	SREG	ADD	LSL	RH		UBB		CAD		SP3B	ROD	UNC	RH(4.8):=EXTRA BYTE; IF NOT FULL, DEC ADDR & GET FULL WD, SKIP	
19672																	XRA0:=(ASCII COUNT), COND CODE:= '<0'
19673	1423		RA	SUB		XRO	CCA		OPB	ADD	RRZ	SP2B	SF4B	UNC		SP2B(8.8):=SIGN BYTE IF WD FULL, F4B:=1.SKIP	
19675																	
19676	1424				ADD		SPOA		SREG	ADD	LRZ	SP2B	CF4B			SPOA =0 {CCE INDIC.}; SP2B(8.8):=SIGN BYTE IF WD NOT FULL, F4B:=0	
19678																	RE:=MINUS SIGN (AND POSSIBLE EXTRA BYTE)
19679	1425		D000	RH	IORL		RE		CTRS	ADD	LSR		LBF5				F5B:=(RE LACKS > 1 DECIMAL DIGITS)
19681																	RH:=SIGN BYTE - %175; SP2B:=-%72
19682	1426		FF83	SP2B	ADDL		RH		FFC6	UBA	JSL		CAD7	SP2B			RQ:=SIGN BYTE - %175; JUMP IF DIGIT IS -0
19684	1427		0002	UBA	ADDL		RG										COND CODE:= '>0'; RE(0.4):=PLUS SIGN
19686	1428		RREG		ADD			CCA	CFFF	RE	ANDL		CAD7	RE			UBA:=SIGN BYTE - %123; RH:=SP4A, JUMP IF +0
19688	1429		0028	RG	ADDL					RG	JSL		CAD7	RH			POS UBA:=SIGN BYTE - %112; RH:=UBA, JUMP IF ERR
19690	142A		0009	UBA	ADDL					UBA	JSB		AD14	RH			UBA:=SIGN BYTE - %101; RH:=UBA, JUMP IF NEG
19692	142B		0009	UBA	ADDL					UBA	JSL		CAD3	RH			POS UBA:=SIGN BYTE - %72; RH:=UBA, JUMP IF POS
19694	142C		0007	UBA	ADDL					UBA	JSL		CAD4	RH			POS UBA:=SIGN BYTE - %72; RH:=UBA, JUMP IF ERROR
19696	142D			UBA	ADD					UBA	JSB		AD14	RH			POS UBA:=SIGN BYTE - %60; RE(0.4):=F (UNSIGNED)
19698	142E		000A	UBA	ADDL				F000	RE	IORL		RE				UBA:=SIGN BYTE - %40; RH:=UBA, JUMP/UNSIGND
19700	142F		0010	UBA	ADDL					UBA	JSL		CAD7	RH			POS UBA:=SIGN BYTE - %40; RH:=UBA, JUMP/UNSIGND
19702	1430		0004		ADDL					UBA	JSB		AD14	RH			NZRO UBA:=4; RH:=UBA, JMP IF INV DIGIT (NOT BLNK)
19704	1431	CAD2		RE	ADD	SWAB				UBA	JSL		CADC	RG			UNC CBA0 => AOCB; RG:=4, JUMP TO BLANK LOOP
19706	1432	CAD3			CAD			CCA	1000	RE	IORL		RE				COND CODE:= '<0'; RE(0.4):=MINUS SIGN
19708	1433	CAD4	0004		ADDL	RG				RH	INC						INIT RG FOR LOOP; ADJUST DIGIT RESIDUE
19710	1434				ADD					UBB	JSL		CAD6	RH		UNC	; UBB,RH:=DECIMAL PATTERN, JUMP TO LOOP

```

19713 *
19714 * CAD5 & CAD6 COMPRISE THE MAIN " INNER LOOP " OF THE CVAD
19715 * ROUTINE . EACH ASCII DIGIT IS PLACED INTO THE LOWER 8
19716 * BITS OF RH, CHECKED FOR VALIDITY, STRIPPED OF EXTRA BITS,
19717 * EFFECTIVELY SHIFTED RIGHT 4 BIT POSITIONS INTO RE IN
19718 * ORDER TO OBTAIN ITS DECIMAL REPRESENTATION, AND WRITTEN
19719 * TO THE APPROPRIATE TARGET LOCATION WHEN RE IS FULL. IF
19720 * ASCII RUNOUT OCCURS, OR AN ASCII BYTE < %60 IS DETECTED
19721 * ( BLANK ), THE CADA, CAD8, CADC LOOP IS ENTERED.
19722 *
19723 *
19724 1435 CAD5 JSB CADA NF2 OPB ADD LRZ RH CF4B F4B JUMP FOR ZERO FILL IF ASCII RUNOUT;
19725 * RH(8:8) :=OPB(0:8), F4B:=0, SKIP IF F4B
19726 1436 0010 ADDL SP4A SREG ADD RRZ RH SF4B UNC SP4A:=0010 (USED FOR BLANK CHECK AT CADB);
19727 * RH(8:8) :=OPB(8:8) IF R BYTE NEXT, F4B:=1, SKIP
19728 * UBA :=-%60; IF L BYTE NOW, GET NEXT WD
19729 1437 FFD0 ADDL SP3B CAD SP3B ROD UBA :=-%60; IF L BYTE NOW, GET NEXT WD
19730 1438 RH SP2B JSB AD14 CRRY RH UBA JSB CADB RH NCRY TRAP IF RH >= %72; RH:=RH-%60, JUMP IF < 0
19731 1439 CAD6 UBB RE ADD SWAB UBA UBA ADD UBB UBA UBB LINK DCTR 000D CBA0 => ADCB;
19732 * SHIFT UBA, UBA LEFT 2 BITS; DEC DIGIT COUNT
19733 143A UBA UBA ADD LSL UBA UBB LINK RE :=DCBA (DECIMAL DIGIT HAS BEEN SHIFTED IN)
19734 143B UBA UBA ADD LSL RE UBB UBB LINK CAPTURE NONZERO BITS IN SPOA;
19735 143C SPOA RH IOR SPOA XRO JSBI CAD8 XRO ZERO INCREMENT DECIMAL DIGIT COUNT, JUMP IF DONE
19736 * INC ASCII DIGIT CNT, F2:=0 IF ASCII RUNOUT
19737 143D XRO INC XRO HBF2 CTRS ADD LSR LBF5 NF5B F5B:=(RE LACKS > 1 DIGITS), SKIP IF RE FULL
19738 * YRA :=TARG ADDR, LOOP IF RE NOT FULL
19739 143E RF ADD WRD JSL CAD5 UNC WRITE RE TO MEM IF FULL; RE:=0, F5B:=1
19740 143F RF ADD DATA ADD RE SF5B DEC TARG ADDR, OPA:=WD AT TARG ADDR;
19741 1440 RF CAD RF ROD RG JSL CAD5 CTR CTR:=4 (NIBBLES TO GO), JUMP TO LOOP
19742 * INIT RG FOR LOOP; UBB:=RH, JUMP INTO LOOP
19743 1441 CAD7 0004 ADDL RG RH JSL CAD6 UNC
19744 *
19745 *
19746 *
19747 *
19748 *
19749 *
19750 *
19751 *
19752 *
19753 *

```



PAGE 406  
RECORD  
NO

DECIMAL -- SD24

10/ 2/86 9:27 AM

C S	ALU A	ALU B													
ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
19816	*														
19817	*														
19818	*														
19819	*														
19820	*														
19821	*														
19822	*														
19823	*														
19824	*														
19825	1453	SD24	0010	CIR	ANDL					ADD		EPP2			CHECK CIR ( 11:1 ); POP2
19827	1454				ADD					ADD		CRF	ZERO		; SKIP IF CIR ( 11:1 ) := 0
19829	1455				JSZ	NEXT	UNC			ADD		EPP2			JUMP FOR NEXT; POP TWO MORE IF SDEC=1



C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

19904 SNOWARN

19905 \*

19906 \*

19907 \*

19908 \*

19909 \*

19910 \*

19911 \*

19912 \*

19913 \*

19914 \*

19915 \*

19916 \*

19917 \*

19918 \*

19919 \*

19920 \*

19921 \*

19922 \*

19923 \*

19924 \*

19925 \*

19926 \*

19927 \*

19928 \*

19929 \*

19930 \*

19931 \*

19932 \*

19933 \*

19934 \*

19935 \*

19936 \*

19937 \*

19938 \*

19939 \*

19940 \*

19941 \*

19942 \*

19943 \*

19944 \*

19945 \*

19946 \*

19947 \*

19948 \*

19949 \*

19950 \*

19951 \*

19952 \*

19953 \*

19954 \*

19955 \*

19956 \*

19957 \*

19958 \*

19959 \*

19960 \*

19961 \*

19962 \*

19963 \*

19964 \*

19965 \*

19966 \*

19967 \*

19968 \*

19969 \*

19970 \*

19971 \*

19972 \*

19973 \*

DECIMAL TO ASCII CONVERSION ---

ON ENTRY :

SR := 3  
RA := SOURCE BYTE ADDRESS ( DB REL )  
RB := SOURCE DIGIT COUNT  
RC := TARGET BYTE ADDRESS ( DB REL )

TARGET ADDR = PACKED DECIMAL CONVERTED TO ASCII.  
OP CODE BIT 9 & 10 AFFECT THE SIGN OF THE RESULT  
AS FOLLOWS :-

BIT 9	BIT 10	TARGET SIGN
0	0	SAME AS SOURCE
0	1	NEG IF SOURCE IS NEG. ELSE UNSIGNED
1	X	UNSIGN

AN UNSIGNED RESULT IS CONSIDERED POSITIVE WHEN SETTING  
THE CONDITION CODE. RESULTING THE CCG OR CCE. LEADING  
ZEROS ARE CONVERTED TO ZEROS. THE SOURCE IS ASSUMED  
TO HAVE THE SAME NUMBER OF DIGITS AS THE TARGET. IF  
THE DIGIT COUNT IS ZERO, ONLY SDEC IS PERFORMED.

19933	1486	CVDA	RB	JSB	SD13	ZERO	RB	SP1B	JSB	DA17		CRRY	DEC STACK & EXECUTE NEXT INSTR IF RB=0; TRAP IF RB=29	
19934													UBA:=DB SKIP IF NOT SPLIT BANKS;	
19935	1487		DB	ADD		NFSS	Z	DB	SUB			CF1	NCRY	F1:=0, SKIP IF Z<DB
19936														UBA:=-RB; F1 SET IF NOT SPLIT STACK;
19937	1468		RB	SUB		CF1	UBA	DL	SUB			CTF1		( (NFSS) AND (Z>DB) AND (DB>DL) )
19938														UBA:=RB+1; RD:=RC (TARGET BYTE ADDRESS)
19939	1469		RB	UBA	CAD		RC	UBA	XFRR	RD				RH:=TARGET NIBBLE COUNT (2RB-1);
19940	146A		RB	UBA	ADD	RH		UBA	JSL	CKCD	SP2B		UNC	SP2B:=-RB (DIGIT CNT); GO CHECK TARG ADDR
19941														OPB:=FRST TARG WD; RG:=RA (SOURCE BYTE ADDR)
19942	146B	SPOA	RB	ADD		ROBD		RA	ADD	RG				RH:=RB(SOURCE NIBBLE CNT); COND CODE:=">0";
19943	146C		RB	ADD		RH		RA	JSL	CKAB	CTX		UNC	CTX:=0; GO CHECK SOURCE ADDRESSES
19944														RD:=0(CCE IND); OPA:=SEC SRCE WD; XRBO:=ADDR
19945	148D			ADD	RD			SP4A	INC		XR0	ROAD		XRA3:=E700 (FOR USE AFTER DA1-DA3 LOOP);
19946	146E	E700		ADDL	XR3		3030		ADDL		XR3			XR3:=3030 (FOR USE IN DA1-DA3 LOOP)
19947														OPB:=FRST SRCE WD; RE:=3030(EXTA ASCII BITS)
19948	146F		SP4A	ADD		ROBD		UBB	ADD	RE				; F2:=0("L ASCII BYTE"); SKIP/TARG ADDR EVEN
19949	1470			ADD			RC	OPB	XFRR				CF2	SKIP IF TARGET ADDRESS EVEN;
19950	1471		RC	ADD		EVEN		SREG	ADD	LLZ			SF2	IF TARG ADDR ODD, F2:=1 ("RIGHT ASCII BYTE")
19951														IF TARG ADDR ODD, RE(0:8)=EXTRA BYTE;
19952	1472		0030	UBB	IORL		RE	0004	ADDL		CTR			CTR:=4 (DIGITS FROM SOURCE WORD TO GO)
19953														RG:=1(FOR CTR CHECKS); F1:=0, SRCE ADDR EVEN?
19954	1473		0001	ADDL	RG			RA	ADD	RLZ	RH		CF1	XRA0:=-10 (USED FOR DIGIT VALIDITY CHECKS);
19955	1474		FFF6	ADDL	XR0			OPB	ADD					IF SOURCE ADDRESS ODD, RH(0:8)=OPB(8:8)
19956														YRA:=TARG ADDR, IF SRCE ADDR EVEN, RH=OPB
19957	1475	SPOA	RB	JSB	DA1	WRD	ODD	0002	ADDL		CTR		UNC	JUMP IF DIGIT COUNT ODD;
19958	1476													IF SOURCE ADDRESS ODD, CTR:=2 (DIGITS TO GO)

NO	ADDR	LABEL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
19977	1477		RG	INC					RH	ADD	SWAB	RH		DCTR		
19978	1478		RG	JSBI	DA2			MEDJ	UBA	CTRS	SUB			CTF1		UBA:=RG+1-2. JUMP (MEDIUM, SO UBA:=DIGIT); IF DIG COUNT EVEN, RH:=SWAB(RH); CTR:=CTR-1
19980																
19981	1479		000F	RH	ANDL				UBA	CTRS	SUB					UBA(12:4):=FRST DIG; F1:=1 IF LAST DIG IN WD
19983	*															
19984	*															
19985	*															
19986	*															
19987	*															
19988	*															
19989	*															
19990	*															
19991	*															
19992	*															
19993	*															
19994	147A	DA1		ADD	LSL				RH	RH	LINK					UBA,UBB:=RH SHIFTED LEFT 2 BITS
19996	147B		UBA	ADD	LSL	SP4A			UBB	UBB	LINK					UBA,SP4A(12:4):=DEC DIG; RH(0:12):=RH(4:12)
19998	147C	DA2	UBA	XRO	JSB	DA15		CRRY	UBA	RD	IOR					TRAP IF DIGIT >= 10;
20000																CAPTURE NONZERO BITS IN RD, CTR:=CTR-1
20001	147D		RREG	RE	ADD	SWAB	RE	NF2		SP2B	JSBI	DA4	SP2B		ZERO	RE:=SWAB(RE+DIGIT); SKIP IF LEFT BYTE
20003																SP2B:=SP2B+1 (NEG DIG CNT); JUMP IF LAST DIG
20004	147E		UBA	ADD	SWAB			DATA	CTRS	ADD			RF	SF2	NF2	IF RIGHT BYTE, WRITE ASCII WORD TO TARGET;
20006																RF:=CTR, F2:=1, SKIP IF NOT RIGHT BYTE
20007	147F			ADD						XR3	ADD		RE	CF2		IF RIGHT BYTE, RE:=3030, F2:=0
20009	1480	DA3	RG	RF	SUB				CTF1		JSL	DA1			NF1	F1:=1 IF NEXT DIGIT LAST IN SOURCE WORD;
20011																JUMP IF MORE DIGITS LEFT IN SOURCE WORD;
20012	1481		OPA	ADD			RH	CF1		XRO	INC		XRO	ROAD		RH=NEXT SOURCE WORD;
20014																XRBO:=XRBO+(SRCE ADDR), OPA:=SRCE WD AFT NXT
20015	1482			JSB	DA1			UNC	0004		ADDL					JUMP BACK TO LOOP; CTR:=4 (DIGITS TO GO)
20017	*															
20018	*															
20019	*															
20020	*															
20021	*															
20022	*															
20023	*															
20024	*															
20025	1483	DA4	SPOA	SP1B	ADD			ROBD	F000	RH	ANDL					OPB:=DATA AT LAST TARG LOC; RH(0:4):=SIGN
20027	1484		RB	ADD				CCA	F000		ADDL					
20028	1485		0040	CIR	ANDL				UBB	RH	JSBS	DA6			ZERO	UBA(9):=CIR(9); JUMP IF SIGN=F (UNSIGNED)
20030	1486		UBA	JSB	DA6				0000	RH	SUBL		RF			JUMP IF CIR(8):=1 (UNSIGNED); RF:=0000-RH
20032	1487		1900	RE	ADDL		RE				CAD			CCA		ASSUME NEG, ADJUST RE; COND CODE:="<0"
20034	1488		0020	CIR	ANDL				RF	JSL	DA5				ZERO	UBA(10):=CIR(10); JUMP IF SIGN=D (MINUS)
20036	1489		RE	XR3	ADD		RE	CCA	UBA	JSL	DA6				NZRO	ASSUME POS/UNSGND, ADJ RE, COND CODE:=">0";
20038																JUMP IF CIR(10):=1 (UNSIGNED)
20039	148A		1000	UBA	ADDL		RE		3100		ADDL					ASSUME POS/SIGNED, ADJUST RE; UBB:=3100
20041	148B	DA5	3400	RE	ADDL		RE	NZRO	UBB	RE	SUB				NCRY	JUMP IF LAST DIGIT NOT ZERO; SKIP IF -0
20043	148C			RE	ADDL				3800	RE	ADDL					ADJUST RE IF -0; ADJUST RE IF +0
20045	148D	DA6		RE	ADD		LRZ	RE		JSL	DA7	SP2B			F2	JUMP IF LAST TARGET WORD FULL, SP2B:=0
20047	148E			RE	ADD					ADD	RLZ	SP2B				SAVE ASCII BYTE IN RE(8:8), F1:=NF2;
20049																GET EXTRA BYTE IN SP2B(0:8)
20050	148F	DA7	RE	SP2B	ADD	SWAB		DATA		RD	ADD				NZRO	SKIP IF RESULT NOT ZERO
20052	20052															WRITE DATA TO TARGET ADDRESS;
20054	20054															COND CODE:="0" IF RESULT IS ZERO
20055																

\$WARN

C.S. NO	ADDR	LBL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
20057																*
20058																*
20059																*
20060																*
20061																SD13 --- WILL POP THE STACK ONCE OR THREE TIMES.
20062																*
20063																IF CIR ( 11:1 ) := 0 , DECREMENT BY 1, OR
20064																:= 1 , DECREMENT BY 3.
20065																*
20066																*
20067	1491	SD13	0010	CIR	ANDL				UBA	ADD			EPOP			CHECK CIR ( 11:1 ); POP 1
20069	1492				ADD					ADD			CRF	ZERO		: CRF SKIP IF CIR ( 11:1 ) := 0
20071	1493				JSZ	NEXT	UNC			ADD			EPP2			DO NEXT; POP 2
20073																*
20074																*
20075																*
20076																TRAP ROUTINES FOR CVAD ---
20077																*
20078																1. CF1 IF INVALID ASCII DIGIT.
20079																2. SF1 IF INVALID DECIMAL OPERAND LENGTH.
20080																*
20081																*
20082	1494	AD14			ADD			CF1		JSL	BDER		UNC			CF1; JSB BDER FOR INVALID ASCII DIGIT
20084	1495	AD17			ADD			SF1		JSL	BDER		UNC			SF1; JSB BDER FOR INVALID DECIMAL OPER LEN
20086																*
20087																*
20088																*
20089																TRAP ROUTINES FOR CVDA ---
20090																*
20091																*
20092																1. CF1 IF INVALID DECIMAL DIGIT.
20093																2. SF1 IF INVALID DECIMAL OPERAND LENGTH.
20094																*
20095																IF USER TRAP IS DISABLED, SET OVERFLOW & JSB SD13.
20096																*
20097	1496	DA15			ADD					ADD			CF1	UNC		: CF1 SKIP
20099	1497	DA17	2000	STA	ANDL					ADD			SF1			CHECK STA ( 2:1 ), USER TRAP; SF1
20101	1498			UBA	JSB	*+2		ZERO		ADD			CRF			JSB IF USER TRAP DISABLED; CRF
20103	1499				JSZ	TRPD		UNC		JSZ	TRPR					TRAP TARGETS
20105	149A		0800	STA	IORL		STA			JSB	SD13					SET OVERFLOW; DO STACK ADJUSTMENT



C. S.  
ADDR

CVBD -- CONVERT 4 BINARY WORDS  
\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

NO	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT			
20108	*																		
20109	*																		
20110	*																		
20111	*																		
20112	*																		
20113	*																		
20114	*																		
20115	*																		
20116	*																		
20117	*																		
20118	*																		
20119	*																		
20120	*																		
20121	*																		
20122	*																		
20123	*																		
20124	*																		
20125	*																		
20126	*																		
20127	*																		
20128	149B	BD4	XR8	ADD					UBA	ADD			SP2B			PSHR	SETUP TO DIVIDE BY 100M		
20129	149C		XR8	ADD						ADD							DIVIDEND ( SP2B, SPOA, SP3B )		
20130	149D		XR7	ADD	SPOA			UBA	UBA	JSL	D100	SP3B				UNC	DO DIVISION		
20131	149E		UBB	ADD	SPOA			UBA	ADD			SP2B					REMAINDER ( SPOA, SP2B )		
20132	149F		XR9	ADD				SP3B	ADD			XRO					QUOTIENT := ( XR80, XRA0 );		
20133	14A0		SP4A	ADD	XRO			UBA	JSL	D100	SP3B						; DO DIVISION		
20134	14A1		UBA	ADD	SPOA			001E	ADDL		CTR						REMAINDER := ( SP2B, SPOA ); REPEAT LOOP		
20135	14A2		SP4A	ADD	RG			SP2B	JSL	BTOD	SP3B						UNC	CONVERT REMAINDER TO DECIMAL ( LSD'S )	
20136	14A3		UBA	XRO	XFRS	SPOA		UBB	ADD			BKX5					SETUP FOR NEXT DIVISION		
20137	14A4		RREG	UBB	XFRS	XR9		RG	ADD			SP3B							
20138	14A5		RREG	UBB	XFRS	XR8		XRO	JSL	D100	SP2B						NCRY	DIVIDEND := ( SP2B, SPOA, SP3B )	
20139	14A6		UBA	ADD	SPOA			001E	ADDL		CTR							REMAINDER := ( SPOA, SP2B )	
20140	14A7		SP4A	ADD	RG			SP2B	JSL	BTOD	SP3B							REPEAT LOOP COUNT	
20141	14A8		UBA	ADD	XR6			UBB	ADD			XR6						UNC	CONVERT REMAINDER TO DECIMAL DIGITS
20142	14A9		UBB	ADD	XR7			000E	ADDL		CTR								
20143	14AA		RG	ADD	SPOA				JSL	BTOD	SP3B							UNC	CONVERT THE QUOTIENT TO DECIMAL ( MSD'S )
20144	14AB		XR6	ADD				UBB	ADD			XR4						POPR	
20145	14AC		XR8	XFRS	SP4A			UBA	ADD			XR5							
20146	14AD		RREG	XR13	XFRR	XR5		UBA	ADD			XR7						NF4B	
20147	14AE		SREG	CSR		HBF2		UBA	ADD									RSB	SET F2 IF SIGN MASK := 000F; RETURN IF F4
20148	*																		
20149	*																		
20150	14AF			ADD					BKX5	JSL	BD3S	XR8						UNC	STORE OUT DATA



```

20217 *
20218 *
20219 *
20220 * CVBD ( CONVERT 6 BINARY WORDS ) ---
20221 *
20222 * ON ENTRY :
20223 *
20224 * BINARY WORDS ARE STORED IN XRA4 - XRA9.
20225 *
20226 * ON EXIT :
20227 *
20228 * DECIMAL DATA ARE STORED INTO TWO SETS AT
20229 * XRA2 - XRA9, & XRB1 - XRB8.
20230 *
20231 * 1. SIX BINARY WORDS CAN BE CONVERTED TO A
20232 * MAXIMUM OF 29 DECIMAL DIGITS.
20233 * 2. REFER BD3 FOR ALGORITHM.
20234 *
20235 *
20236 14C6 BD6 XR4 ADD ADD UBA ADD SP2B SF5B ; SET F5 FOR BD5 RETURN
20237 14C7 XR6 ADD ADD UBA ADD SP3B
20239 14C8 XR5 ADD SPOA UBA JSL D100 SP3B
20240 14C9 UBB ADD SPOA UBA ADD SP2B
20241 14CA XR7 ADD ADD UBA ADD SP3B
20242 14CB UBB ADD XR5 ADD JSL D100 SP2B
20243 14CC SP4A ADD XR6 ADD UBA JSL D100 SP3B
20244 14CD UBB ADD SPOA UBA ADD SP2B
20245 14CE XR8 ADD ADD UBA ADD SP3B
20246 14CF SP4A ADD XR7 UBA JSL D100 SP3B
20247 14D0 UBB ADD SPOA UBA ADD SP2B
20248 14D1 XR9 ADD ADD UBA ADD SP3B
20249 14D2 SP4A ADD XR8 UBA JSL D100 SP3B
20250 14D3 UBA ADD SPOA 001E UBA ADDL CTR
20251 14D4 SP4A ADD XR9 SP2B JSL BTOD SP3B
20253 14D5 UBA ADD RH UBB JSB BD5 SP1B
20255 * CONVERT THE REMAINDER TO BE THE LSD'S
20256 * LSD'S := ( RH, SP1B ); JSB TO CONVERT
20257 * THE 5 BINARY WORDS
20258 *
20259 * SAVE DECIMAL DATA
20260 *
20261 14Df BD6R XR8 ADD 0080 XR31 ADDL CTR
20260 14D7 UBA XR6 XFRS REGN XR6 ADD XR2 ICTR
20261 14D8 RREG UBB XFRS REGN UBA ADD XR1 ICTR
20262 14D9 UBB ADD REGN BKK5 ADD XR4 ICTR
20263 14DA RF ADD REGN UBA ADD XR3 ICTR
20264 14DB UBB ADD REGN BKK4 ADD XR6 ICTR
20265 14DC UBB ADD REGN UBA ADD XR5 ICTR
20266 14DD RH ADD REGN SP1B ADD XR8 ICTR
20267 14DE UBB ADD REGN UBA ADD XR7
20268 *
20269 14DF ADD RA JSB BDTR ODD JSB IF CONVERTING 7 BINARY WORDS
20271 14E0 ADD ADD RA JSL BD3S UNC ; STORE OUT DATA
    
```

C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

20274 *
20275 *
20276 *
20277 *
20278 *          CVBD ( CONVERT 7 BINARY WORDS ) ---
20279 *
20280 *          ON ENTRY :
20281 *
20282 *          BINARY WORDS ARE STORED IN XRA3 - XRA9.
20283 *
20284 *          ON EXIT :
20285 *
20286 *          DECIMAL DATA ARE STORED INTO TWO SETS AT
20287 *          XRA2 - XRA9, & XRB1 - XRB8.
20288 *
20289 *          1. SEVEN BINARY WORDS CAN BE CONVERTED TO
20290 *          32 DECIMAL DIGITS
20291 *          2. REFER BD3 FOR ALGORITHM.
20292 *
20293 14E1 BD7   XR4 ADD      SPOA          UBA JSL D100 SP3B   UNC
20294 14E2     UBB ADD      SPOA          UBA ADD      SP2B
20295 14E3     XR6 ADD      SP3B          UBA ADD
20296 14E4     UBB ADD      XR4           UBA ADD      SP3B
20297 14E5     SP4A ADD     XR5           UBA JSL D100 SP3B   UNC
20298 14E6     UBB ADD      SPOA          UBA ADD      SP2B
20299 14E7     XR7 ADD
20300 14E8     SP4A ADD     XR6           UBA JSL D100 SP3B   UNC
20301 14E9     UBB ADD      SPOA          UBA ADD      SP2B
20302 14EA     XR8 ADD
20303 14EB     SP4A ADD     XR7           UBA JSL D100 SP3B   UNC
20304 14EC     UBB ADD      SPOA          UBA ADD      SP2B
20305 14ED     XR9 ADD
20306 14EE     SP4A ADD     XR8           UBA JSL D100 SP3B   UNC
20307 14EF     UBA ADD      SPOA          001E UBA ADDL  CTR
20308 14F0     SP4A ADD     XR9           SP2B JSL BTOD SP3B   UNC
20309 14F1     UBA ADD      XR10          UBB JSB  BD6  XR15  NCRY
20310 *
20311 *          SAVE DECIMAL DATA IN BOTH EXTENDED REGISTERS
20312 *
20313 14F2 BDTR  XR10 ADD     XR8           XR15 ADD     RG
20314 14F3     0005 ADDL     RH           UBA ADD     XR7
20315 14F4     REGN ADD     RH           RG ADD     XR8   DCTR
20316 14F5     RH CADD     RH CTF1      UBA JSB    *-1 REGN
20317 14F6     RG ADD      XR9           JSL BD3S   F1   UNC   STORE OUT DATA

```

CVBD -- CONVERSION ROUTINES

```

***** ALU A ***** ALU B *****
C.S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
NO
20320 *
20321 *
20322 *
20323 * ROUTINE TO CONVERT TWO'S-COMPLEMENT BINARY WORDS
20324 * TO PACKED-DECIMAL DIGITS.
20325 *
20326 * ON ENTRY :
20327 *
20328 * SP0A := UPPER BINARY WORD
20329 * SP3B := LOWER BINARY WORD
20330 * CTR := # OF BINARY BIT - 1
20331 *
20332 * ON EXIT :
20333 *
20334 * UBA := UPPER DECIMAL WORD
20335 * UBB := LOWER DECIMAL WORD
20336 *
20337 *
14F7 BTOD UBA UBA ADD UBB UBB REPC ; REPEAT LOOP
20338 14F8 UBA UBA BTOD UBB UBB LINK CONVERT BINARY TO DECIMAL
14F9 14F9 UBA UBA ADD UBB UBB ADD DECIMAL RESULT ( UPPER, LOWER ); RETURN
20340 *
20341 *
20342 *
20343 *
20344 *
20345 *
20346 *
20347 * ROUTINE TO DIVIDE BY 100M FOR CVBD
20348 *
20349 * ( RRGa, RRGB, SP0A, SP3B ) / ( XRA15, XRB14 )
20350 *
20351 * ON ENTRY :
20352 *
20353 * SP0A := UPPER BINARY WORD
20354 * SP3B := LOWER BINARY WORD
20355 * XRA15 := !05F5
20356 * XRB14 := !E100
20357 *
20358 * ON EXIT :
20359 *
20360 * SP3B := UPPER QUOTIENT
20361 * SP4A := LOWER QUOTIENT
20362 *
20363 *
20364 * 14FA D100 UBA XR15 ADD DVGB SP4A CF1 SP2B REP 20 CF1: SETUP REPEAT LOOP
20366 14FB UBA XR15 ADD DVGB UBB XR14 LINK DIVIDE ( RRGa, RRGB ) BY ( XRA15, XRB14 )
20368 14FC UBA LSR UBB LINK REMAINDER := ( UBA, UBB )
20370 * QUOTIENT := ( SP3B, SP4A )
20371 14FD ADD ADD NOP to keep system happy (2555)
20373 14FE ADD ADD NOP to keep system happy (2555)

```

20377 \* %1500

20378 \*

20379 \*

20380 \*

20381 \*

20382 \*

20383 \*

20384 \*

20385 \*

20386 \*

20387 \*

20388 \*

20389 \*

20390 \*

20391 \*

20392 \*

20393 \*

20394 \*

20395 \*

20396 \*

20397 \*

20398 \*

20399 \*

20400 \*

20401 \*

20403 \*

20405 \*

20407 \*

20409 \*

20411 \*

20413 \*

20415 \*

20417 \*

20419 \*

20421 \*

20423 \*

20425 \*

20427 \*

20429 \*

20430 \*

20431 \*

20432 \*

20433 \*

20434 \*

20435 \*

20437 \*

20438 \*

20440 \*

20441 \*

20442 \*

C.S. RECORD NO  
ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

DECIMAL LEFT SHIFT & DECIMAL NORMALIZING LEFT SHIFT ---

ON ENTRY :

SR := 3  
X := SHIFT COUNT  
RA := SOURCE DIGIT COUNT  
RB := SOURCE BYTE ADDRESS ( DB REL )  
RC := TARGET DIGIT COUNT  
RD := TARGET BYTE ADDRESS ( DB REL )  
( VALID AFTER PULM )

TARGET ADDR = SOURCE ADDR SHIFTED LEFT X ( 11:5 ).  
THE SIGN IS PRESERVED WITH THE EXCEPTIONS THAT -0  
BECOMES +0 AND ALL NON-NEGATIVE SIGNS RESULT IN  
POSITIVE SIGNS. IF ALL SIGNIFICANT DIGITS DO NOT  
FIT INTO THE TARGET FIELD, THE RESULT IS LEFT-  
TRUNCATED AND CARRY ( STA (5:1) ) IS SET. HIGH  
ORDER NON-SIGNIFICANT DIGITS ARE FILLED WITH ZEROS.

20401	1500	SLD		JSZ	PULM	UNC	UBA	JSZ	TRP	XR5	NZRO	PULM FOR RD; TRAP IF CIR ( 9:1 ) := 1	
20403	1501		001F	ADDL	SP4A			JSL	CKLN	XR7	UNC	MASK; CHECK FOR VALID OPERAND LENGTHS	
20405	1502		X	AND	X			JSL	CKBA	XR8	UNC	SHIFT COUNT; CHECK FOR SOURCE/TARGET ADDR	
20407	1503		RH	ADD	XR11		RG	JSL	SPLT	XR11	F2	SOURCE WD-ADDR; CHECK SPLIT STACK IF PRIV	
20409	1504		X	ADD	XR15			JSL	MASK	XR9	UNC	XRA15 := X; GET SOURCE/TARGET MASKS	
20411	1505			CIR	JSB	NSLD	ODD	RA	ADD	RG	CCRY	JSB IF NSLD; SAVE RA, CLEAR CARRY	
20413	1506	NSL1		XR13	ADD			JSL	LEN	XR10	UNC	DETERMINE ACC LENGTH	
20415	1507			XR11	ADD	SP0A		RG	JSL	FCHB	XR29	SOURCE WD-ADDR; GET SOURCE DATA	
20417	1508			XR15	ADD	RH	0002 SP4A	ADDL			EVEN	SHIFT COUNT; SKIP IF SOURCE SIGN MASK:=0F00	
20419	1509			XR13	ADD		RREG	UBA	ADD	RH	LBF5	TARGET SIGN MASK; UBB := SHIFT COUNT + 2	
20421	150A			ADD			RREG	UBA	XFRS		SF4B	SKIP IF TARGET SIGN MASK := 0F00	
20423	150B			ADD	XR14		RREG	RH	RSUB		LBF5	XRA14 := 0; UBB := SHIFT COUNT - 2	
20425	150C			CAD	RG			JSL	SRDX		UNC	-1;	
20427	150D		RH	JSB	SLD3	POS	RH	CSR		XR12	HBF2	JSB IF EFFECTIVE SHIFT COUNT IS POS;	
20429												SET F2 IF NEGATIVE	
20430													
20431													
20432													
20433													
20434													
20435	150E			JSB	SRD2	ZERO	RG	CTRS	JSB	SRD1	CTR	F5B	DO SHIFT RIGHT 1 DIGIT IF F5;
20437													ESLE DO SHIFT RIGHT 2 DIGITS ( SLOW JUMP )
20438	150F			JSB	SLDN	UNC		ADD					END OF SHIFTING
20440													
20441													
20442	1510	SL5D		REGN	ADD	XR14		XR13	JSBI	SLST	CTR	UNC	5-DIGIT SHIFT

RECORD NO	C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
20445	*																
20446	*																
20447	*																
20448	*																
20449	*																
20450	*																
20451	*																
20452	*																
20453	*																
20454	*																
20455	*																
20456	*																
20457	*																
20458	*																
20459	*																
20460	*																
20461	1511	NSLD	F3FF	STA	ANDL		STA			JSL	SCNB					UNC CLEAR OVERFLOW & CARRY;	
20463																	DO SCAN FOR LEADING ZEROS
20464	1512	RH	XR15	ADD			SP4A		RH	JSB	NSL1	RG					# OF SHIFT; JSB IF ZERO LENGTH
20466	1513	RC	RH	JSBS	EE13			NEG	RC	UBA	JSBS	NSL1					JSB IF TARGET FIELD IS NOT LARGE ENOUGH;
20468																	OK TO DO SHIFT
20469	1514	RC	RG	SUB			XR15		RG	SP4A	RSUB			SCRY			EFFECTIVE SHIFT COUNT; SET CARRY
20471	1515	UBB	UBA	SUB			X			JSB	NSL1						REMAINING SHIFT COUNT; DO SHIFT

DECIMAL NORMALIZING LEFT SHIFT ---

THE ENTRY POINT FOR NSLD IS SLD.  
 TARGET ADDR := SOURCE ADDR SHIFTED LEFT X ( 11.5 ).  
 IF ALL SIGNIFICANT DIGITS WOULD NOT FIT INTO THE  
 TARGET ADDR FIELD, TARGET ADDR := SOURCE ADDR LEFT  
 JUSTIFIED. X := X - ACTUAL SHIFT COUNT, AND CARRY  
 IS SET. IF TARGET ADDR WILL NOT HOLD SOURCE ADDR  
 EVEN WITH A SHIFT COUNT OF ZERO, NO DATA IS MOVED  
 AND DECIMAL OVERFLOW IS SET. LEADING ZEROS WILL  
 BE FILLED AND THE SIGN WILL BE PRESERVED AS SLD.

20474  
20475  
20476  
20477  
20478  
20479  
20480  
20481  
20482  
20483  
20484  
20485  
20486  
20487  
20488  
20489  
20490  
20491  
20492  
20493  
20494  
20495  
20497  
20499  
20501  
20503  
20505  
20507  
20509  
20511  
20512  
20514  
20516  
20518  
20520  
20522  
20523  
20524  
20525  
20527  
20529  
20531  
20532  
20533

1516 SRD  
1517  
1518  
1519  
151A  
151B  
151C  
151D  
151E  
151F  
1520  
1521  
1522  
\*  
\*  
\*  
1523  
1524  
1525  
1526 SR5D

DECIMAL RIGHT LEFT ---

ON ENTRY :

SR := 3  
X := SHIFT COUNT  
RA := SOURCE DIGIT COUNT  
RB := SOURCE BYTE ADDRESS ( DB REL )  
RC := TARGET DIGIT COUNT  
RD := TARGET BYTE ADDRESS ( DB REL )  
[ VALID AFTER PULM ]

TARGET ADDR := SOURCE ADDR SHIFTED RIGHT X ( 11.5 ).  
THE SIGN IS PRESERVED IN THE SAME WAY AS SLD. ZEROS  
ARE SHIFTED IN FROM THE LEFT AND LEADING NON-  
SIGNIFICANT DIGITS ARE FILLED WITH ZEROS.

001F	JSZ	PULM	UNC	UBA	JSZ	TRP	XR5	NZRO	PULM FOR RD; JSB IF CIR ( 9:1 ) := 1
X	AND	SP4A	X	JSL	CKLN	XR7	UNC	UNC	SHIFT COUNT MASK; CHK FOR VALID LENGTHS
SP4A	AND	X	JSL	CKBA	XR8	UNC	UNC	UNC	SHIFT COUNT; CHK OPERAND ADDRESSES
RH	ADD	XR11	RG	JSL	SPLT	XR11	F2	UNC	SOURCE ADDR; CHK FOR SPLIT STACK IF PRIV
X	ADD	XR15	JSL	MASK	XR9	UNC	UNC	UNC	SHIFT COUNT; GET OPERAND MASKS( MSW & SIGN )
XR13	ADD	RA	JSL	LEN	RG	UNC	UNC	UNC	; DETERMINE TARGET LENGTH
XR11	ADD	SP0A	JSL	FCHB	UNC	UNC	UNC	UNC	SOURCE WD-ADDR; GET SOURCE DATA
XR15	ADD	RH	FFFE	SP4A	ADDL	EVEN	EVEN	UNC	SHIFT COUNT;
XR13	ADD	RREG	UBA	ADD	RH	LBF5	EVEN	UNC	SKIP IF SOURCE SIGN MASK := 0F00
0002	ADDL	UBA	ADD	RH	LBF5	EVEN	EVEN	UNC	TARGET SIGN MASK; UBB := SHIFT COUNT - 2
ADD	XR14	UBA	RH	ADD	RH	LBF5	EVEN	UNC	2; SKIP IF TARGET SIGN MASK := 0F00
0005	ADDL	RG	0088	BKX3	SUBL	CTR	UNC	UNC	XRA14 := 0; UBB := SHIFT COUNT + 2
RH	JSB	SRD3	POS	RH	CSR	XR12	HBF2	UNC	; MSW REGN POINTER
JSB	SRD3	POS	RH	CSR	XR12	HBF2	UNC	UNC	JSB IF SHIFT COUNT >= 0; SET F2 IF ODD
EFFECTIVE SHIFT COUNT IS NEGATIVE									
0089	ADDL	RA	BKX3	JSB	SLD1	SP18	F5B	UNC	; DO LEFT SHIFT 1 DIGIT IF F5
ADD	UBA	BKX3	JSB	SLD2	CTR	NF5B	UNC	UNC	; DO LEFT SHIFT 2 DIGITS IF NF5
ADD	UBA	BKX3	JSB	SRDN	CTR	UNC	UNC	UNC	; END OF SHIFTING
1526	SR5D	JSB	SRST	UNC	0088	BKX3	SUBL	CTR	5-DIGIT SHIFT



NO	C S ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
20536		*														
20537		*														
20538		*														
20539		*														
20540	1527	SRD3	RH		ADD	LSR	XR15	CF1	RA	JSB	SRD5	SP1B		F2		SHIFT COUNT; SRD5 IF SHIFT COUNT IS ODD
20542	1528				JSB	SRD2		UNC	XR12	JSB	SRD7			EVEN		DO SHIFT RIGHT 2 DIGITS; JSB IF 00
20544	1529				ADD					JSB	SRD7			UNC		JSB SRD7
20546		*														
20547		*														
20548	152A	SRD5		XR15	JSB	SR3D		ODD	XR12	JSB	SRD1			EVEN		DO 3-DIGIT SHIFT; DO 1-DIGIT SHIFT
20550		*														
20551		*														
20552	152B		RG	RH	JSBS	SR5D	RH	ZERO		ADD						5-DIGIT SHIFT
20554	152C	SRD7		XR15	ADD	LSR	RH	CF1	0089	ADDL			CTR			SHIFT COUNT; LSW REGN POINTER
20556		*														
20557		*														
20558	152D	SRD4	0089		ADDL	JSB	SRDN	SP4A		BKX3	INC		RG			: UBB := ACC WD LEN
20560	152E		RH		JSB			ZERO	RH	CAD			RH	DCTR		DONE SHIFTING; DEC REGN POINTER
20562	152F		RG		CAD		RG	CTF1		CAD				ICTR		SET F1 IF DONE; -1, ICTR
20564	1530			REGN	ADD		REGN		UBB	CTRS	JSB	*-1	CTR		F1	STORE SHIFTED DATA BACK; LOOPBACK
20566	1531				ADD					SP4A	JSB	*-4	CTR		UNC	DO ANOTHER 4-DIGIT SHIFT
20568		*														
20569		*														
20570	1532	SRDN	000F	CIR	ANDL				000C	ADDL						MASK CIR ( 12:4 ); MASK
20572	1533		UBA	UBB	JSBS	MPYS		ZERO	0005	ADDL						FOR MPYD RETURN; MASK
20574	1534		RREG	UBB	JSBS	MPYS		ZERO	0089	BKX3	SUBL		CTR			FOR CVDB RETURN; MSW REGN POINTER
20576		*														
20577		*			STORE	OUT	DATA									
20578		*														
20579	1535	SRST			ADD			CF1	XR11	JSL	STOA	SP2B		UNC		STORE DATA TO TARGET, UBB := TARGET WD-ADDR
20581	1536				ADD					JSL	S024			UNC		DO SDEC

C S ADDR	SLD -- DECIMAL LEFT SHIFT ***** ALU A *****							***** ALU B *****					COMMENT		
	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR		SPEC	SKIP
20584	*														
20585	*														
20586	*														
20587	*														
20588	1537	SLD3	RH		ADD	LSR	XR15	CF2		XR29	JSB	SLD5	SP1B	F2	SHIFT COUNT; SLD5 IF SHIFT COUNT IS ODD
20590	1538				JSB	SLD2		UNC		XR12	JSB	SLD7		EVEN	JSB TO SHIFT LEFT 2 DIGITS; JSB IF 00
20592	1539				ADD						JSB	SLD7		UNC	
20594	*														
20595	*														
20596	153A	SLD5			XR15	JSB	SL3D	ODD		XR12	JSB	SLD1		EVEN	LEFT SHIFT 3-DIGIT; LEFT SHIFT 1-DIGIT
20598	153B		RH		RG	JSBS	SL5D	ZERO		XR13	ADD		CTR		DO SHIFT 5-DIGIT IF ZERO; REGN POINTER
20600	153C	SLD7			XR15	ADD	LSR	RH		XR13	ADD		CTR	CF4B	SHIFT COUNT;
20602	153D				UBA	JSB	*+7	ZERO			ADD				JSB TO SHIFT LEFT 3 DIGITS;
20604	*														
20605	*														
20606	153E	SLD4				ADD		F2		BKX3	ADD		RG	ICTR	; ACC WD LENGTH, ICTR
20608	153F				REGN	ADD				RH	JSB	SLDN		ZERO	SKIP IF FROM SL3D; SLDN IF DONE
20610	1540		UBA		XR14	IOR					ADD				SAVE LOST DIGIT;
20612	1541	SL3J	RG			CAD		XR14	CF1		ADD			DCTR	SET F1 IF DONE ALL SHIFTING; DEC CTR
20614	1542				REGN	ADD		REGN			CTRS	JSBI	*-1	CTR	STORE SHIFTED WORDS; LOOPBACK IF NOT DONE
20616	1543		RH			CAD		RH	CF2		XR13	JSB	*-5	CTR	DEC INT( X/4 ); NEXT 4-DIGIT SHIFT
20618	*														
20619	*														
20620	1544	SLDN	000F	CIR	ANDL		MPYS		ZERO	000C	ADDL				MASK CIR ( 12:4 ); MASK
20622	1545		UBA	UBB	JSBS					0089	BKX3	SUBL		CTR	FOR MPYD; MSW REGN POINTER
20624	*														
20625	*														
20626	1546	SLST			XR14	ADD		ZERO			ADD				SKIP IF NOT DIGIT LOST;
20628	1547					ADD		SF3A		0400	XR11	ADDL	STOA	SP2B	F3 IF DIGIT LOST; GO STORE RESULT, TARG ADDR
20630	1548					ADD		NF3A				ADDL			SKIP IF NO DIGIT LOST; MASK
20632	1549		UBB	STA	IOR			STA	CF3A		JSL	S024			SET CARRY IF DIGITS LOST; DO DEC & EXIT

```

20635 *
20636 *
20637 *
20638 *      ON ENTRY :   DATA ARE STORED IN TWO SETS OF DATA
20639 *      BUFFERS XRA1 - XRA9, & XRBO - XRB8.
20640 *      SPIB := DIGIT COUNT.
20641 *
20642 *      ON EXIT :    SHIFTED RESULT ( SHIFTED LEFT 1 DIGIT )
20643 *      WILL BE STORED IN XRA1 - XRA9 IF # OF
20644 *      DIGITS >= 16; ELSE WILL BE STORED IN
20645 *      XRA5 - XRA9 ONLY.
20646 *
20647 *
20648 *      SLD1      XR9 ADD      SP4A      F800      ADDL      RG          SETUP FOR QASL; MASK
20649 *      154A     XR7 ADD      SPOA      F000      ADDL          SETUP FOR QASL; MASK
20650 *      154B     UBB REGN AND   ZERO      XR7 ADD      SP3B          SKIP IF DIGIT WILL BE LOST;
20651 *      154C     XR5 ADD      SF3A      XR5 REP      SP3B          SETUP REPEAT LOOP
20652 *      154D     UBA QASL     XR5      UBB LINK     DCTR 03      DO LEFT SHIFT 1 DIGIT
20653 *      154E     UBB ADD      XR6      000F UBA ANDL  SP2B          RESULT; SAVE UPPER MOST DIGIT
20654 *      154F     SPOA ADD      XR7      SP3B      ADD          RESULT
20655 *      1550     UBB ADD      XR8      FFF0 SP1B ADDL  POS          RESULT; SKIP IF # OF DIGITS >= 16
20656 *      1551     UBB ADD      XR9      XR4 ADD      RSB          RESULT; RETURN
20657 *      1552     SP4A ADD
20658 *
20659 *      DO SHIFT IF # OF DIGITS >= 16
20660 *
20661 *
20662 *
20663 *
20664 *
20665 *
20666 *
20667 *
20668 *
20669 *      1553     UBB ADD      SP4A      XR3 ADD      SP3B          SETUP FOR QASL
20670 *      1554     XR3 ADD      SPOA      XR0 ADD      CTF1          SET F1 IF THE UPPERMOST BIT IS SET
20671 *      1555     XR1 ADD      F1HB      XR1 REP      DCTR 03      SETUP REPEAT LOOP
20672 *      1556     UBA QASL     XR1      UBB LINK     DCTR CTRO   DO LEFT SHIFT 1 DIGIT
20673 *      1557     UBB ADD      XR2      ADD          RESULT
20674 *      1558     SPOA ADD      XR3      SP3B      ADD          RESULT
20675 *      1559     UBB ADD      XR4      SP2B      ADD          RESULT; SLOW RETURN
20676 *      155A     UBB SP4A IOR   XR5      ADD          RSB          RESULT; RETURN

```

```

20686 *
20687 *
20688 *
20689 *          DECIMAL OVERFLOW FOR NSLD
20690 *
20691 *
20692 155B EE13 0400 STA IORL STA JSL ER13 UNC SET CARRY; JSB ER13
20694 *
20695 *
20696 *
20697 *          ON ENTRY : CTR := REGN POINTER AT MSW
20698 *          DATA ARE STORED IN 2 SETS OF DATA BUFFERS
20699 *          XRA1 - XRA9, & XRBO - XRBO8.
20700 *
20701 *          ON EXIT : SHIFTED DATA ( LEFT SHIFT 2 DIGITS )
20702 *          WILL BE STORED IN BOTH XRA1 - XRA9, &
20703 *          XRBO - XRBO8.
20704 *
20705 *
20706 155C SLD2 REGN ADD LLZ SPOA BKX3 INC RG PSHR MASK UPPER DIGITS; ACC WD-COUNT - 1,
20708 155D REGN ADD RLZ REGN ADD LRS INC LSL DCTR SWAP BYTES
20710 155E UBA UBB IOR REGN CTF1 UBB UBA XFRS REGN STORE INTO REGN; 2, DEC COUNTER
20712 155F RG CAD RG ZERO RREG CTRS JSB *-3 CTR DEC WORD-LENGTH; STORE INTO REGN
20714 1560 SPOA ADD ZERO RREG CTRS JSB *-3 CTR F1 SKIP IF NO DIGIT WILL BE LOST;
20716 1561 ADD SF3A JSB MPYS UNC NEW REGN POINTER, LOOPBACK IF F1
20717 SET F3 IF DIGITS WILL BE LOST; RETURN

```

RECORD NO	C.S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT	
20720																*	
20721																*	
20722																*	
20723																*	
20724																*	
20725																*	
20726																*	
20727																*	
20728																*	
20729																*	
20730	1562	SL3D	XR15	ADD	LSR	RH			ADD							PSHR	SHIFT COUNT ; ADJUST RAR
20732	1563			JSB	SRD1			OFFF	ADDL		RG						DO RIGHT SHIFT 1 DIGIT ; MASK
20734	1564	RG	REGN	AND		XR14	ZERO		BKX3	INC	RG					SF2	MASK DIGIT LOST ; INC WD COUNT ; SF2
20736	1565			ADD			SF3A		RH	JSBI	SL3J	RH				UNC	SET F3 IF DIGIT LOST ; JSB FOR 1-WD SHIFT

SHIFT LEFT 3 DIGITS --  
 1. FIRST, SHIFT THE DATA RIGHT 1 DIGIT  
 2. THEN, SHIFT THE DATA LEFT 1 WORD  
 3. SET F3 IF ANY DIGIT WILL BE LOST.

RECORD

C.S.  
NO\*\*\*\*\* ALU A \*\*\*\*\*  
\*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

20739 *
20740 *
20741 *
20742 *      SHIFT RIGHT 1 DIGIT ---
20743 *
20744 *      ON ENTRY :
20745 *
20746 *      DATA ARE STORED IN TWO SETS OF DATA
20747 *      BUFFERS XRA1 - XRA9, & XRBO - XR88.
20748 *      SP1B := DIGIT COUNT
20749 *
20750 *      ON EXIT :  SHIFTED RESULT ( SHIFTED RIGHT 1 DIGIT )
20751 *      WILL BE STORED IN XRA1 - XRA9 IF # OF
20752 *      DIGITS >= 17; ELSE WILL BE STORED IN
20753 *      XRA5 - XRA9.
20754 *
20755 *
20756 1566 SRD1      XR9  ADD      SP4A      ADD      SP3B      SETUP QASR:
20757 1567          XR7  ADD      SPOA          XR7  ADD      SP3B
20758 1568          XR5  ADD      SPOA          XR5  REPN          SP3B
20759 1569          UBA  QASR          XR5  LINK          DCTR 03  SETUP REPEAT LOOP
20760 158A          UBB  XFRS          XR6  UBA  ADD          HBF2  CTR0  DO RIGHT SHIFT 1 DIGIT
20761 158B          SPOA SREG XFRR          XR7  NF2          CTR      RESULT: SET F2 IF NEG
20762 156B          OFFB SREG ANDL          XR5  SP3B          XR13 ADD          CTR      RESULT: SKIP IF POS:
20763 156C          UBB  ADD          XR8  FFEF          SP1B ADDL          POS      MASK OFF THE ONES FROM QASR
20764 156E          SP4A ADD          XR9  XR4  ADD          RSB      RESULT: SKIP IF # OF DIGITS >= 17
20765 156E          SP4A ADD          XR9  XR4  ADD          RSB      RESULT: RETURN
20766 156F          UBB  ADD          SP4A          XR3  ADD          SP3B      SETUP FOR QASR
20767 1570          XR3  ADD          SPOA          XR3  ADD          SP3B
20768 1571          XR1  ADD          SPOA          XR1  REPN          DCTR 03  SETUP REPEAT LOOP
20769 1572          UBA  QASR          XR1  LINK          DCTR 03  DO RIGHT SHIFT 1 DIGIT
20770 1573          UBB  ADD          XR2  UBB  LINK          CTR      RESULT
20771 1574          SPOA  ADD          XR3  SP3B          XR13 ADD          CTR      RESULT
20772 1575          UBB  ADD          XR4          ADD          NZRO      RESULT: SLOW RETURN
20773 1576          SP4A ADD          XR5          ADD          RSB      RESULT: RETURN
20774 *
20775 *      DO SHIFT IF # OF DIGITS >= 17
20776 *
20777 *
20778 *
20779 *
20780 *
20781 *
20782 *
20783 *
20784 *
20785 *
20786 *
20787 *
20788 *
20789 *

```

(0118)

C.S.	ADDR	LBL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
20792		*														
20793		*														
20794		*														
20795		*														
20796		*														
20797		*														
20798	1577	AE13			ADD				JSL	ER13				UNC		: JSB ER13
20800		*														
20801		*														
20802		*														
20803		*														
20804		*														
20805		*														
20806		*														
20807		*														
20808		*														
20809		*														
20810		*														
20811		*														
20812		*														
20813		*														
20814		*														
20815		*														
20816	1578	SRD2			REGN	ADD		SPOA		BKX3	INC		RH	PSHR		MSW; ACC WD-COUNT - 1
20818	1579				ADD					REGN	ADD	LRZ	RH	SP1B	ICTR	: MOVE LEFT BYTE TO RIGHT BYTE, ICTR
20820	157A		SPOA		ADD	RLZ	SPOA		RH		CAD		RH	DCTR		: MOVE RIGHT BYTE TO LEFT; DEC WD-COUNT & DCTR
20822	157B				REGN	ADD	SPOA		UBA	SP1B	IOR		REGN	ICTR		: NEXT DATA WORD; MERGE DATA & STORE INTO REGN
20824	157C				UBB	ADD	REGN		RH		JSB	*-3			POS	: STORE INTO REGN ( A ); LOOPBACK IF NOT DONE
20826	157D				ADD						JSB	MPYS		UNC		: RETURN SUBROUTINE





RECORD

C. S.

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

NO

ADDR

LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

20849 *
20850 *
20851 *
20852 *          DECIMAL ADD, COMPARE, & SUBTRACT ---
20853 *
20854 *          ON ENTRY :
20855 *
20856 *          SR := 3
20857 *          RA := OPERAND-1 DIGIT COUNT
20858 *          RB := OPERAND-1 BYTE ADDRESS ( DB REL )
20859 *          RC := OPERAND-2 DIGIT COUNT
20860 *          RD := OPERAND-2 BYTE ADDRESS ( DB REL )
20861 *          ( VALID AFTER PULM )
20862 *
20863 *          OPERAND-2 ADDR := OPERAND-2 + OPERAND-1. THE LEFT
20864 *          TRUNCATED RESULT IS STORED AND DECIMAL OVERFLOW OCCURS
20865 *          IF ALL SIGNIFICANT DIGITS OF THE RESULT DO NOT FIT IN
20866 *          THE OPERAND-2 FIELD.
20867 *
20868 *
20869 1583 ADDD          JSZ  PULM      UNC          UBA  JSZ  TRP  XR5          NZRO  PULM FOR RD: TRAP IF CIR ( 9:1 ) NOT ZERO
20870 1584          ADD          XR14      XR14      UBA  JSL  CKLN XR7          UNC  LOST DIGIT BUFFER; CHECK VALID OPERAND LEN
20871 1585          ADD          XR14      XR14      UBA  JSL  CKBA XR8          UNC  ; CHECK OPERAND-1/2 ADDR
20872 1586          RH  ADD          XR11      XR11      RG   JSL  SPLT XR11      F2   OPERAND-1 WD ADDR;
20873 1585          ADD          XR14      XR14      UBA  JSL  CKBA XR8          UNC  CHK SPLIT STACK IF PRIV, OPERAND-2 WD ADDR
20874 1586          RH  ADD          XR11      XR11      RG   JSL  SPLT XR11      F2   ; GET SOURCE/TARGET MASKS ( MSW & SIGN )
20875 1587          RA  ADD          RG          RG          JSL  MASK XR9          UNC  OP-2 SIGN MASK; DETERMINE ACC LENGTH
20876 1588          XR13 ADD        SP4A        SP4A        XR11 JSL  LEN  XR10      UNC  OP-1 SIGN MASK; GET OPERAND-2 DATA
20877 1588          XR12 ADD        RE          RE          XR11 JSL  FCHA XR10      UNC  ; GET OPERAND-2 DATA; NEG/POS INDICATOR
20878 1589          XR11 ADD        SPOA        SPOA        XR31 JSL  FCHB XR30      UNC  JSB IF OP-1 & OP-2 SIGNS ALIGNH;
20879 158A          RE  XR13 JSBS  **3        ZERO      XR30 ADD        SP3B CCA   SET CCA
20880 158B          RE  XR13 JSBS  **3        ZERO      XR30 ADD        SP3B CCA   LEFT 2-DIGIT SHIFT IF OP-1 := 000F
20881 158C          XR12 JSB  SLD2        ODD          XR13 ADD        CTR          MSW REGN POINTER
20882 158D          XR12 JSB  SRD2        EVEN  FFFF  XR13 ADDL      CTR          ELSE RIGHT 2-DIGIT SHIFT; MSW REGN POINTER
20883 158E          CIR  ADD  LSR          EVEN  SP3B  XR31 ADD        CTR  HBF2   SKIP IF ADD; SET F2 IF EITHER ONE IS NEG
20884 158F          UBB  CAD          HBF2        0098      XR31 ADDL      CTR          TOGGLE SIGN; REGN POINTER
20885 1590          CIR  ADD          SP4A        SP4A        BKX3 ADD        RH          NF2   SP4A := CIR; WD-COUNT - 1. SKIP IF NF2
20886 1591          CIR  ADD          SP4A        SP4A        BKX3 ADD        RH          NF2   DO SUBD IF 'A' & 'B' HAVE DIFF SIGNS
20887 1590          CIR  ADD          SP4A        SP4A        BKX3 ADD        RH          NF2   OPERAND-2 SIGN INDICATOR
20888 1591          CIR  JSB  SUBM        F2          SP3B  ADD          RG  ICTR
20889 1590          CIR  ADD          SP4A        SP4A        BKX3 ADD        RH          NF2
20890 1591          CIR  JSB  SUBM        F2          SP3B  ADD          RG  ICTR
20902

```



PAGE 429  
RECORD  
NO

C.S.  
ADDR

DECIMAL SUBTRACT  
\*\*\*\*\* ALU A \*\*\*\*\*      \*\*\*\*\* ALU B \*\*\*\*\*  
LABL RREG SREG FUNC SFNC STOR SPSK      RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

10/ 2/86 9:27 AM

```
20952 *
20953 *
20954 *
20955 *      DECIMAL SUBTRACT ---
20956 *
20957 *      DO DECIMAL SUBTRACT IF OPERAND-1 AND OPERAND-2
20958 *      HAVE DIFFERENT SIGNS.
20959 *
20960 *
20961 15A2 SUBM      REGN ADD      SPOA CF2  FFF0 CTRS ADDL      CTR      OP-2 DATA; OP-1 POINTER
20963 15A3      RH      REGN CAD      RH  HBF2  000F ADDL      SP3B      DEC WD COUNT;
20965 15A4      SPOA REGN DSUB      REGN CTF1  UBB  CTRS JSB  *+5  CTR      F2      DO DECIMAL SUBTRACT
20967 *                                     JSB IF DONE
20968 *
20969 *
20970 15A5      REGN ADD      SPOA      ADDL      CTR      OP-1 DATA; OP-2 POINTER
20971 15A6      RH      REGN CAD      RH  HBF2  FFF0 CTRS ADDL      CTR      DEC WD COUNT
20973 15A7      SPOA REGN DSUB      REGN F1TC  SP3B CTRS JSB  *-2  CTR      NF2      DO DECIMAL SUBTRACT; LOOPBACK IF NF2
20975 15A8 *
20977 *
20978 *
20979 *
20980 *
20981 15A9      CIR  JSB  CMPD      EVEN      BKK3 ADDL      RH  SF5B  JSB IF CMPD; WD COUNT - 1.SF5B
20982 15AA      RG  ADD      XR13 JSB  ADDE  CTR  F1      JSB IF NO NEGATE NEEDED
20983 15AB      RH  RG  CAD      CCA  UBB  BKK3 ADDL      CTR  TOGGLE CCA; LSW REGN POINTER
20985 15AC      RH  REGN CAD      RH  REGN CTF1  ADDL      DEC WD COUNT
20987 15AD      REGN DSUB      REGN CTF1  ADDL      DCTR  DO NEGATE
20989 *
20990 *
20991 15AE      REGN CAD      REGN F1TC  RH  UBA  CTRS JSB  *-1  CTR  HBF2  -1: DEC WD COUNT
20993 15AF      REGN DSUB      REGN F1TC  RH  UBA  CTRS JSB  *-1  CTR  NF2  DO NEGATE; DO NEXT SET
20995 15B0      ADDL      UNCL  DO STORAGE
```

DECIMAL COMPARE

NO	C S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
20998																	*
20999																	*
21000																	*
21001																	*
21002																	OPERAND-2 IS COMPARE WITH OPERAND-1 AND SET
21003																	CCG, CCL, OR CCE IF OP-2 > OP-1, OP-2 < OP-1 OR
21004																	OP-2 = OP-1.
21005																	*
21006																	*
21007	15B1	CMPD				ADD		SPOA		BKX3	INC			SP3B		F5B	: ACC WD-LEN - 1, SKIP IF JUST ' SUB '
21009	15B2					CAD		RH		BKX3	JSL	S024				F1	JSB JUST 'ADD' & OP-1 <> OP-2 <> 0
21011	15B3					JSB	*+2	F1	UBB	XR13	JSB	*+2	CTR			NF5B	JSB IF OP-1 = OP-2
21013	15B4					CAD		CCA		JSL	S024					UNC	TOGGLE CC; DO SDEC
21015	15B5	CMPE	SPOA	REGN	IOR			SPOA		SP3B	CAD			SP3B	CTF1		CALCULATE IF OP-2/OP-1 := 0
21017	15B6		UBA			ADD		NZRO	RH	CTRS	JSB	*-1	CTR			F1	SKIP IF NZRO; LOOPBACK
21019	15B7					ADD		CCA		JSL	S024					UNC	SET CCE IF OPERAND-2 := OPERAND-1; DO SDEC

CVBD -- BINARY TO DECIMAL CONVERSION

C. S. \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

21022 *
21023 *
21024 *
21025 *      BINARY TO DECIMAL CONVERSION ---
21026 *
21027 *      ON ENTRY :
21028 *
21029 *          SR := 3
21030 *          RA := SOURCE WORD COUNT
21031 *          RB := SOURCE WORD ADDRESS ( DB REL )
21032 *          RC := TARGET DIGIT COUNT
21033 *          RD := TARGET BYTE ADDRESS ( DB REL )
21034 *          ( VALID AFTER PULM )
21035 *
21036 *          TARGET ADDR := TWO'S COMPLEMENT SOURCE CONVERTED
21037 *          TO PACKED DECIMAL DIGITS. 0 (<= WORD COUNT <= 6,
21038 *          0 <= DIGIT COUNT <= 28. THE TARGET FIELD IS FILLED
21039 *          WITH LEADING ZEROS IF NECESSARY. IF THE SOURCE FIELD
21040 *          OVERFLOWS THE TARGET FIELD, THE LEFT TRUNCATED RESULT
21041 *          IS STORED AND A DECIMAL ADJUSTMENT OCCURS. IF EITHER
21042 *          COUNT IS ZERO, ONLY TOS ADJUSTMENT IS PERFORMED.
21043 *
21044 *
21045 15B8 CVBD      JSZ  PULM  RH  UNC      UBA  JSZ  TRP  XR4      NZRO  PULM FOR RD; TRAP IF CIR ( 9:2 ) NOT ZERO
21046 15B9 *      FFE3 RC  ADDL      RH      FFF9 RA  ADDL      NCRY  CHECK TARGET DIGIT COUNT & SOURCE WORD COUNT
21047 *
21048 *
21049 *      BD33
21050 15BA      ADD  XR3  CF1      RH  JSL  BDER  UNC  CF1; BDER IF INVALID SOURCE WORD COUNT
21051 15BB      ADD  XR5  SF1      RA  JSL  BDER  POS  SF1; BDER IF INVALID TARGET DIGIT COUNT
21052 15BC      ADD  XR6  CF1      RA  JSL  SD24  ZERO  CF1; DO TOS ADJUSTMENT IF RA = 0
21053 15BD      ADD  XR9  SF3A     RC  JSL  SD24  ZERO  SF3A; DO TOS ADJUSTMENT IF RC = 0
21054 15BE      ADD  XR9  SF3A     RC  JSL  CKBA  XR5  UNC  CHECK TARGET ADDRESS
21055 15BF      ADD  XR15  SF15     RG  JSL  SPLT  XR11  F2   MASK; CHECK SPLIT STACK IF PRIV MODE
21056 15C0      ADD  XR15  SF15     RG  JSL  SPLT  XR11  F2   MASK; CHECK SPLIT STACK IF PRIV MODE
21057 15C1      CAD  SP4A  CF3A     O089 BXX6  JSL  MASK  BXX3  UNC  RH := RA; GET TARGET OPERAND MASKS
21058 15C2      CAD  SP4A  CF3A     O089 BXX3  ADDL  CTR      WORD COUNT = 1 CF3A; LSW REGN POINTER
21059 15C3      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21060 15C4      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21061 15C5      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21062 15C6      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21063 15C7      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21064 15C8      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21065 15C9      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21066 15CA      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21067 15CB      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21068 15CC      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21069 15CD      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21070 15CE      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21071 15CF      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21072 15D0      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21073 15D1      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21074 15D2      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21075 15D3      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21076 15D4      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21077 15D5      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21078 15D6      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21079 15D7      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21080 15D8      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21081 15D9      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21082 15DA      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21083 15DB      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21084 15DC      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21085 15DD      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21086 15DE      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21087 15DF      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21088 15E0      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21089 15E1      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21090 15E2      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21091 15E3      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21092 15E4      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21093 15E5      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21094 15E6      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21095 15E7      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21096 15E8      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21097 15E9      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21098 15EA      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21099 15EB      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21100 15EC      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21101 15ED      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21102 15EE      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER
21103 15EF      DB  ADD  SPOA  ROD  UBA  DI  BNDE  XR31  READ SOURCE MSW; MSW REGN POINTER

```





RECORD NO.

C S ADDR

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
 LREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

21212  
 21213  
 21214  
 21215  
 21216  
 21217  
 21218  
 21219  
 21220  
 21221  
 21222  
 21223  
 21224  
 21225  
 21226  
 21227  
 21228  
 21229  
 21230  
 21231  
 21232  
 21233  
 21234  
 21235  
 21236  
 21238  
 21240  
 21242  
 21244  
 21246  
 21248  
 21249  
 21251  
 21252  
 21254  
 21256  
 21258  
 21260

15ED BD3  
 15EE  
 15EF  
 15F0  
 15F1  
 15F2  
 15F3  
 15F4  
 15F5  
 15F6  
 15F7  
 15F8  
 15F9

CVBD ( CONVERT 3 BINARY WORDS ) ---

ON ENTRY :

BINARY WORDS ARE STORED IN TWO SETS, XRA7 - XRA9,  
 & XRB6 - XRB8.

ON EXIT :

DECIMAL DATA ARE STORED INTO XRA6 - XRA9,&  
 XRB5 - XRB8.

1. THREE BINARY WORDS CAN BE CONVERTED TO A MAXIMUM OF 15 DECIMAL DIGITS.
2. FIRST, DIVIDE THE BINARY WORDS BY 100M TO GET THE UPPER 2 DECIMAL WORDS ( IN BINARY )
3. CONVERT THE REMAINDER TO DECIMAL DIGITS ( LOWER WORDS )
4. THEN, CONVERT THE QUOTIENT TO BE THE UPPER DECIMAL DIGITS.

XR7	ADD	RG		JSL	NEGB		F2	BINARY WORD; DO NEGATE IF F2 IS SET	
XR8	ADD	SPOA		XR8	ADD	SP3B		SETUP FOR DIVIDE BY 100M	
	ADD	XR5		RG	JSL	D100	SP2B	NCRY	DIVIDE BY 100M
UBA	ADD	SPOA	001E	ADDL		CTR		SETUP FOR CONVERSION	
SP4A	ADD	RG	SP3B	ADD		SP2B		QUOTIENT = ( RG, SP2B )	
XR13	CSR		HBF2	SP2B	JSL	BTOD	SP3B	UNC	SF2 IF SIGN := 000F; CONVERT THE REMAINDER ( SPOA, SP3B ) LOWER DECIMAL WORDS
UBB	ADD	XR9		UBA	ADD	XR7			
UBB	ADD	XR8	001E	ADDL		CTR			
SP2B	ADD	SPOA		RG	JSL	BTOD	SP3B	UNC	CONVERT THE QUOTIENT TO UPPER DECIMAL WORDS
UBB	ADD	XR7		UBA	ADD	XR5		DECIMAL DATA	
UBB	ADD	XR6		UBA	JSB	BD3S	XR6	UNC	DECIMAL DATA; DO STORE DATA INTO MEMORY
					ADD				NOP to keep system happy
					ADD				NOP to keep system happy



```

21265 *%1600
21266 *
21267 *
21268 *
21269 *
21270 *
21271 *
21272 *
21273 *
21274 *
21275 *
21276 *
21277 *
21278 *
21279 *
21280 *
21281 *
21282 *
21283 *
21284 *
21285 *
21286 *
21287 *
21288 *
21289 *
21290 *
21291 *
21292 *
21293 *
21294 1600 CVDB
21296 1601 SM ADD XR8 UBA JSZ TRP XR3 NZRO
21298 1602 RB ADD LSR RE OFFF ADDL BXX5 UBA := SM; MASK
21300 1603 RA RH ADD XR11 CTF1 RA JSB MSKB XR6 UNCL SOURCE WORD ADDR; CK SOURCE ADDR
21302 1604 RA SP1B ADD DBZB UNCL SOURCE WD-ADDR; GET SOURCE MASKS
21304 *
21305 1605 RC DB ADD RG JSBI CK1 SP1B ZERO SET F1 IF SOURCE DIGIT COUNT := 0;
21307 1606 FFF6 ANDL XR7 HBF2 0004 RA SUBL DBER XR7 F1 TARGET ADDR; JSB IF SOURCE COUNT > 28
21309 1607 RREG RA ADD HBF2 RG JSB CK1 SP1B NEG -10; SKIP IF RA < 5;
21311 1608 0012 ANDL CK1 XR3 POS 0002 UBB ADDL CK1 SP1B UNCL SET F2 IF 5 <= RA <= 9;
21312 1609 RREG RA JSBS CK1 XR3 POS 0002 UBB ADDL CK1 SP1B F2 JSB FOR RA < 5; TARGET ADDR
21314 160A 0002 UBB ADDL CK1 XR3 POS 0002 UBB ADDL CK1 SP1B F2 18; JSB IF RA < 10; TARGET LSW ADDR
21316 160B ADDL CK1 XR3 POS 0002 UBB ADDL CK1 SP1B NEG JSB IF RA < 19; TARGET LSW ADDR
21318 160C ADDL CK1 XR3 POS 0002 UBB ADDL CK1 SP1B UNCL TARGET LSW ADDR; SKIP IF RA > 28
21320 160C ADDL CK1 XR3 POS 0002 UBB ADDL CK1 SP1B UNCL ;JSB IF RA < 29
21322 *
21323 *
21324 *
21325 160D CK1 STA ADD RE 002F DL ADDL CK1 XR16 STATUS: LOOPCOUNT
21327 160E RE SP1B BNDE RG DL BNDE BOUNDS CHECKING; SM >= LSW ADDR,
21329 *
21330 *
21331 *
21332 *
21333 160F RC ADD SPOA RE JSL SPLT NEG CK SPLIT STACK IF PRIV MODE
21334 1610 RC XR11 ADD SPOA RE JSB FCHB BXX3 UNCL SOURCE WD ADDR; FETCH SOURCE DATA, WD COUNT
21336 1611 RC DB ADD SPOA WRD UBA ADDL CK1 XR14 NF2 MSW ADDR WRITE; STATUS, SKIP IF RA > 9
21338 1612 RC XR12 CSR SPOA HBF2 JSB **4 UNCL SF2 IF SOURCE SIGN := 000F; JSB IF RA <= 9
  
```

C. S. ADDR	LABL	CVDB -- DECIMAL TO BINARY CONVERSION										COMMENT		
		***** ALU A *****					***** ALU B *****							
		RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP
21340	1613	FFE3	RA	ADDL		RE		UBA	ADD			LBF5		
21342	1614		STA	ADD	LSR	XR14		RA	JSL	SRD1	SP1B		F5B	
21344														
21345	1615	FFED	RA	ADDL		RH			JSL	SLD1	XR19		NF5B	
21347														
21348														
21349	1616		XR9	ADD		CF3A	0004	RA	SUBL				NEG	SOURCE DATA; SKIP IF RA > 4
21351	1617			ADD		SPOA	UBA	XR7	JSB	DB1	RG		UNC	SPOA := 0; JSB FOR 1 TARGET WD CONVERSION
21353	1618	2710		ADDL		RG	0009	RA	SUBL				NEG	10K; SKIP IF RA > 9
21355	1619		UBB	SUB		CTF1			JSB	DB2	XR19		UNC	SF1 IF RA <= 9; XR19 := 0.
21357														JSB FOR 2 TARGET WD CONVERSION
21358	161A		RH		JSB	DB4	NEG	0003	DB	ADDL		XR31		JSB FOR 4 WD CONVERSION; UBB := DB + 3
21360														
21361														
21362	161B			JSB	DB8	UNC	RE	JSB	DB6				NEG	FOR 8 OR 6 WD CONVERSION



RECORD NO	C S ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
21402	*															
21403	*															
21404	*															
21405	*															
21406	*															
21407	*															
21408	*															
21409	*															
21410	*															
21411	*															
21412	*															
21413	*															
21414	*															
21415	*															
21416	*															
21417	*															
21418	*															
21420	1625	DB2														
21421	*															
21422	*															
21423	1626															
21425	1627															
21426	1628															
21427	1629															
21428	162A															
21429	*															
21430	*															
21431	*															
21432	162B															
21434	162C															
21435	162D															
21436	162E															
21437	162F															
21438	*															
21439	*															
21440	*															
21441	1630															
21443	1631															
21445	1632															
21447	1633															
21448	1634															
21450	*															
21451	*															
21452	1635	DB2B														
21454	1636															
21455	1637															
21456	1638															
21458	1639															
21460	163A															
21461	163B															
21463	163C															
21465	163D															
21466	163E															
21467	163F															

CVDB ( CONVERT 5 - 9 DIGITS ) ---

ON ENTRY :

TWO SETS OF DECIMAL DATA ARE STORED IN XRA7 - XRA9,  
 & XRB6 - XRB8; AS 1ST, 2ND, & 3RD DECIMAL WORDS RESP.  
 1. CONVERT THE UPPERMOST WORD, IF ANY, TO BINARY.  
 2. MPY THE BINARY BY 10K, AND ADD WITH THE BINARY  
 WORD CONVERTED FROM THE 2ND DECIMAL WORD  
 3. AGAIN, MPY THE RESULT BY 10K, AND ADD WITH THE  
 BINARY WORD CONVERTED FROM THE 3RD DECIMAL WORD.

1625 DB2 STA ADD LSR XR14 XR6 JSB \*+6 SP1B F2 SHIFT RIGHT STATUS; JSB IF SIGN := 000F

LEFT SHIFT DECIMAL DATA IF SOURCE SIGN MASK := 0F00

1626 UBB ADD XR7 REPN XR6 JSB \*+6 SP1B F2 RIGHT JUSTIFY THE DATA

1627 UBA ADD LSL XR8 UBB LINK SP2B DCTR CTR0 03

1628 SPIB ADD XR8 REPN UBB LINK SP2B DCTR CTR0 03

1629 UBA CSL UBB CSL DCTR CTR0 03

162A UBA ANDL SP4A UBB SP2B JSB \*+6 UBB LINK SP2B DCTR CTR0 03

RIGHT SHIFT DECIMAL DATA IF SOURCE SIGN MASK := 000F

162B XR8 ADD XR8 REPN XR6 JSB \*+6 SP1B F2 RIGHT JUSTIFY THE DATA

162C UBA ADD LSR UBB LINK SP2B DCTR CTR0 03

162D XR7 ADD XR7 REPN UBB LINK SP2B DCTR CTR0 03

162E UBA ADD LSR SP4A UBB LINK SP2B DCTR CTR0 03

162F UBB ADD XR8 UBB LINK SP2B DCTR CTR0 03

CONVERT THE UPPERMOST WORD ( IF ANY )

1630 UBB SP4A ADD XR9 ZERO FFFF SP4A JSB \*+5 SP2B NF1 LSW; JSB IF NF1 ( RA &lt;= 8 )

1631 SP4A JSB \*+4 UBB LINK SP2B DCTR CTR0 03 JSB IF UPPERMOST WORD := 0; DEC COUNTER

1632 ADD UBB LINK SP2B DCTR CTR0 03 REPEAT ADD

1633 UBA ADD SPOA RG UBA ADD SP2B DCTR CTR0 03 BINARY DATA ( LOWER, UPPER )

1634 UBB ADD SPOA UBB LINK SP2B DCTR CTR0 03

1635 DB2B XR8 ADD SP4A UBB LINK SP2B DCTR CTR0 03 CONVERT 2ND WORD;

1636 SPOA ADD UBA UBB ADD DT0B UBB LINK SP2B DCTR CTR0 03

1637 SP2B ADD RE UBA UBB LINK SP2B DCTR CTR0 03

1638 2710 SP4A ADD SP4A UBB JSB X1W2 RG UBB LINK SP2B DCTR CTR0 03 MPAD DATA BY 10K

1639 XR9 ADD SP4A UBB JSB DT0B RG UBB LINK SP2B DCTR CTR0 03 CONVERT 3RD WORD;

163A SPOA ADD UBA UBB ADD DT0B RG UBB LINK SP2B DCTR CTR0 03

163B XR14 ADD SWAB HBF2 UBA UBB ADD DT0B RG UBB LINK SP2B DCTR CTR0 03

163C ADD RC DB INC UBB LINK SP2B DCTR CTR0 03 SF2 IF CCL; RTN IF FOR 4 WD CONVERSION

163D SP2B ADD RG UBB LINK SP2B DCTR CTR0 03 ; MSW ADDR

163E UBA ADSB UBA UBB LINK SP1B DATA UBB LINK SP2B DCTR CTR0 03

163F UBA ADD DATA UBB JSB SD23 UBB LINK SP2B DCTR CTR0 03 DO SDEC

C.S. \*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

21470 *
21471 *
21472 *
21473 *      CVDB ( CONVERT 10 - 18 DIGITS ) ---
21474 *
21475 *      ON ENTRY :
21476 *
21477 *      DATA ARE STORED IN XRA4 - XRA8 IF SIGN := 0F00, OR
21478 *      IN XRA5 - XRA9 IF SIGN := 000F.
21479 *
21480 *      REFER DB2 FOR CONVERSION ALGORITHM.
21481 *
21482 *
21483 *      DB4
21484 *      XR5 ADD      SP4A      BKK3 JSBI **4 RG      F5B
21485 *      XR4 ADD      SP4A      0088 RG      ADDL   CTR
21486 *      CAD          CAD          UBA      CTR      ICTR ZERO
21487 *      REGN ADD     REGN      UBA      CTRS JSB  *-1 CTR      UNC
21488 *      MOVE DATA TO XRA5 - XRA9
21489 *
21490 *      CONVERT THE UPPERMOST WORD TO BINARY, & X 10K
21491 *      SP4A JSB DTOB SP0A  UNC      UBA  UBB  JSB  X1WD RG      SP2B
21492 *      ADD          SP0A  UNC      UBA  UBB  JSB  X1WD RG      NZRO
21493 *
21494 *      CONVERT NEXT WORD TO BINARY, ADD, & X 10**12
21495 *
21496 *      SPOA XR8 ADD      SP4A      XR16 JSB DTOB CTR      UNC
21497 *      ADD          SP4A      UBA  UBB  ADD
21498 *      SP2B ADD     RE          UBA  UBB  LINK      SP1B
21499 *      UBA  UBB  JSB  **3      ZERO  UBB  JSB  **3      SP3B      ZERO
21500 *
21501 *      00E8      ADDL   SP0A      D4A5      ADDL   SP3B
21502 *      1000      ADDL   SP4A      SP1B  JSB  DDD      RG      UNC
21503 *
21504 *      UBB  ADD      XR1          SP4A  ADD      XR4
21505 *      SP0A  ADD      SP3B      SP4A  ADD      SP1B
21506 *
21507 *      CONVERT NEXT WORD TO BINARY, ADD, & X 10**8
21508 *
21509 *
21510 *      164E      XR7  ADD      SP4A      UBA  UBB  JSB DTOB BKK7      UNC
21511 *      164F      ADDL   RE          UBA  UBB  JSB X2WD      UNC
21512 *
21513 *      SPOA  ADD      RC  XR31 ADD      WRD
21514 *      ADD      UBA  XR4  LINK      XR4
21515 *      RG  ADD      UBA  SP2B LINK
21516 *      UBA  ADD      UBB  SP1B LINK      XR3
21517 *      XR1  ADD      XR1  UBA  BKK7 LINK      XR2      SF4B
21518 *      ADD      SPOA  JSB  DB2B SP2B      UNC
21519 *      JSB TO CONVERT THE LAST 2 DECIMAL WORDS
21520 *
21521 *      ADD ALL BINARY RESULT, & STORE INTO MEMORY
21522 *
21523 *      DB4B
21524 *      SP2B ADD      RG  SP4A  LINK
21525 *      UBA  ADD      UBB  XR4  LINK      RG  DATA
21526 *      ADD      UBA  XR3  LINK      SP2B
21527 *      XR1  ADD      SP4A  DATA  UBA  XR2  LINK      SP1B
21528 *      UBB  ADD      DATA  RC  XR31  ADD      WRD
21529 *      SP2B ADD      DATA  JSB  SD23      NF2  DO  SDEC

```

RECORD NO	C.S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
21530																
21531																
21532																
21533																
21534																
21535																
21538																
21537	165C															
21538	165D	RC	SP2B	SUB			RG	CTF1		RG	LINK					DATA
21538	165E		DB	ADD				WRD		DB	INC					WRD
21538	165E		SP4A	CAD			SP4A	FITC		SP1B	LINK					DATA
21540	165F		UBA	JSB	SD23			DATA		RG	ADD					DATA

NEGATE RESULT IF NEEDED. & STORE INTO MEMORY

CVDB -- CONVERSION ROUTINES

```

***** ALU A *****
***** ALU B *****
C.S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT
21542 *
21543 *
21544 *
21545 *          CVDB ( CONVERT 1 DECIMAL WORD TO BINARY ) ---
21546 *          DECIMAL WORD := A*1000 + B*100 + C*10 + D
21547 *
21548 *          BINARY WORD  := A*1000/2**12 + B*100/2**8 +
21549 *                      C*10/2**4 + D.
21550 *
21551 *
21552 *
21553 1680 DTOB UBA      ADD  LSR      NZRO F000 UBA  ANDL      SKIP IF DECIMAL IS NZRO; UBB := LEFTMOST DIG
21554 1691 UBB      ADD  LSR      RSB   UBA  XR19 IOR      XR19  RIGHT SHIFT; RTN IF DECIMAL IS ZERO;
21555 *          SAVE ACC DIGIT
21556 *          RIGHT SHIFT; UBB := A000
21557 *          UBA := ( A*10 )/16; UBB := 0B00
21558 1662 UBA      ADD  LSR      UBA      ADD  LSL
21559 1663 UBA  UBB  ADD  LSR      0F00 SP4A ANDL
21560 1664 UBA  UBB  ADD  LSR      UBA  UBB  ADD
21561 1665 UBA      ADD  LSR      UBA  UBB  ADD
21562 1666 UBA  UBB  ADD  LSR      00F0 SP4A ANDL
21563 1667 UBA  UBB  ADD  LSR      UBA  UBB  ADD
21564 1668 UBA      ADD  LSR      UBA  UBB  ADD
21565 1669 UBA  UBB  ADD  LSR      RSB   000F SP4A ANDL
21566 *          UBA := (( A*10 )/16 + B )*10/16; UBB := 00C0
21567 *
21568 *
21569 *
21570 *
21571 *          MULTIPLY ( RE, RG ) BY ( SPOA, SP3B, SP4A )
21572 *
21573 166A DDD      ADD  RE      REPC
21574 166B RE  UBA  MPAD  RG      RG  UBB  LINK
21575 166C SREG ADD      RG      SREG ADD      SP2B DCTR CTR0
21576 *          PRODUCT ( RG, SP2B, SPOA, SP3B )
21577 *
21578 *
21579 *
21580 *          MULTIPLY ( 05F5, E100 ) BY ( 0, 0, SP4A )
21581 *
21582 *
21583 166D X2WD UBB      ADD  SP4A  E100  ADDL  RG
21584 166E UBA      ADD  SPOA      REP  SP3B
21585 166F RE  UBA  MPAD  RG      RG  UBB  LINK  DCTR OF
21586 1670 UBA  ADD      RG      UBB  ADD      SP2B DCTR CTR0
21587 *          PRODUCT ( RG, SP2B, SPOA, SP3B )
21588 *
21589 *
21590 *
21591 *
21592 *
21593 *          MULTIPLY ( 0, RG ) BY ( 0, 0, 2710 )
21594 *
21595 1671 X1WD 2710  ADDL  SP4A  ADD  RE
21596 1672 X1W2  ADD  SPOA  REP  SP3B
21597 1673 RE  UBA  MPAD  RG      RG  UBB  LINK  DCTR OF
21598 1674 UBA  ADD      RG      UBB  ADD      SP2B DCTR CTR0
21599 *          SP4A := 2710; RE := 0
21600 *          SPOA := 0; REPEAT LOOP
21601 *          DO MPY
21602 *          PRODUCT ( RG, SP2B, SPOA, SP3B )

```

C S  
ADDR

CVDB -- CONVERT 19 - 28 DIGITS

\*\*\*\*\* ALU A \*\*\*\*\*

\*\*\*\*\* ALU B \*\*\*\*\*

NO	C S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
21604	*																
21605	*																
21606	*																
21607	*																
21608	*																
21609	*																
21610	*																
21611	*																
21612	*																
21613	*																
21614	*																
21615		1675	DB6	XR3	ADD			SP4A			BKX3	JSBI	**4	RG		F5B	
21616		1676		XR2	ADD			SP4A		0088	ADDL			CTR			
21617		1677			CAD					RG	CAD			RG		ICTR	ZERO
21618		1678		REGN	ADD			REGN		UBA	CTRS	JSB	*-1	CTR			UNC
21619	*																
21620	*																
21621	*																
21622		1679		SP4A	ADD						JSL	DTOB		SP2B			UNC
21623		167A	UBA	UBB	ADD			RG			SP4A	JSL	X1WD				NZRO
21624	*																
21625	*																
21626	*																
21627		167B		XR4	ADD			SP4A				JSL	DTOB				UNC
21628		167C	SPOA		ADD		SF1		UBA	UBB		ADD					
21629		167D		SP2B	ADD			RE		UBA	UBB	LINK		SP1B			
21630	*																
21631		167E	UBA	UBB	IOR				ZERO	05F5		ADDL		SP3B			
21632		167F			ADD			SPOA	CF1	001F		ADDL		CTR			
21633		1680	E100		ADDL			SP4A			SP1B	JSL	DDD	RG			NF1
21634	*																
21635		1681		SREG	ADD				XR0		XR14	ADD	SWAB			LBF5	
21636		1682		SP2B	ADD				XR1			ADD		XR3		F1	
21637		1683	SPOA		ADD					SP3B		ADD					
21638	*																
21639	*																
21640	*																
21641		1684	UBA	XR5	ADD			SP4A			UBA	JSL	DTOB	BKX7			UNC
21642		1685		UBB	ADD			RG				JSL	X1WD				UNC
21643	*																
21644	*																
21645	*																
21646		1686		XR6	ADD			SP4A				JSL	DTOB				UNC
21647		1687	SPOA		ADD				UBA	UBB		ADD					
21648		1688		SP2B	ADD				UBA	UBB		LINK					
21649		1689		UBA	ADD				UBB	XR3		LINK		RG			
21650		168A		XR1	ADD			XR1	CTF1	UBA	BKX7	LINK		RE			
21651	*																
21652		168B		1000	ADDL			SP4A				ADDL		SP3B			
21653		168C	*	00E8	ADDL			SPOA		D4A5	XR16	JSL	DDD	CTR			UNC
21654	*																
21655		168D		UBB	ADD			XR3			SP4A	ADD		XR6			
21656		168E	SPOA		ADD				F1	SP3B		ADD		XR5			
21657		168F		XR0	ADD			RE	UNC		UBA	ADD		XR4			
21658		1690		XR0	INC			RE		RG		ADD		BKX6			
21659		1691		XR1	ADD			RG		D4A5		ADDL		SP3B			



C.S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
21660	1692	* 00E8		ADDL		SP0A		RC	XR31	ADD					WRD
21661		* *													
21662	1693	* 1000		ADDL		SP4A			XR16	JSL	DDD	CTR			UNC
21663		* *													
21664	1694		SP4A	ADD					BKX6	ADD					RF
21665	1695		XR3	ADD			NCY	UBA	XR4	LINK					XR4
21666	1696		RF	INC				UBA		ADD					
21667	1697		SPOA	ADD					UBB	ADD					
21668	1698		RF	ADD				SP3B	UBB	LINK					XR3
21669	1699		SP2B	ADD				UBA	RF	LINK					BKX3
21670		* *													
21671		* *													
21672		* *													
21673	169A		XR7	ADD		SP4A				JSL		DTOB			UNC
21674	169B		UBA	UBB	ADD		RG			JSL		X1WD			UNC
21675		* *													
21676		* *													
21677		* *													
21678	169C		XR8	ADD		SP4A				JSL		DTOB			UNC
21679	169D		SPOA	ADD				UBA	UBB	ADD					
21680	169E		SP2B	ADD			RE	UBA	UBB	LINK					
21681	169F		2710	ADDL		SP4A			UBB	JSL		X1W2	RG		UNC
21682		* *													
21683		* *													
21684		* *													
21685	16A0		XR9	ADD		SP4A			XR3	JSL		DTOB	SP1B		UNC
21686		* *													
21687		* *													
21688		* *													
21689	16A1		SPOA	ADD				UBA	UBB	ADD					
21690	16A2		SP2B	ADD			RE	NCRY	UBA	UBB	LINK				
21691	16A3		RG	INC			RG		UBA	UBB	ADD				
21692	16A4		RE	ADD				NCRY	UBB	XR6	LINK				RE
21693	16A5		RG	INC			RG		UBA	ADD					
21694	16A6			ADD					UBB	ADD					
21695	16A7		RG	ADD					UBB	LINK					
21696	16A8		SP1B	ADD			XR0	CTF1	UBA	XR4	LINK				RH
21697	16A9			INC					UBA	ADD					SP2B
21698	16AA		RF	ADD			RE	DATA	UBA	BKX3	LINK				BKX3
21699	16AB		RE	ADD			SP4A			RH	ADD				DATA
21700	16AC			ADD						BKX3	ADD				
21702	16AD		UBB	ADD						SP4A	ADD				DATA
21703	16AE		SP1B	ADD				DATA			JSB	SD23			NF5B DO SDEC IF NF5B
21705		* *													
21706		* *													
21707		* *													
21708	16AF			JSB	DBNE		UNC	RC	DB	ADD					WRD
21709	16B0		SP2B	ADD						RE	ADD				DATA
21710	16B1		RH	ADD						DATA	BKX3	ADD			DATA
21711	16B2		SP4A	JSB	SD23					SP1B	ADD				DATA

C.S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT  
\*\*\*\*\* ALU A \*\*\*\*\* \*\*\*\*\* ALU B \*\*\*\*\*

```

21713 *
21714 *
21715 *
21716 *      CVDB ( CONVERT 29 - 32 DIGITS ) ---
21717 *
21718 *      ON ENTRY :
21719 *
21720 *      DECIMAL DATA ARE STORED IN XRA2 - XRA9, &
21721 *      REFER DB2 FOR THE ALGORITHM.
21722 *      **** THIS IS NOT SUPPORTED ON S64 ****
21723 *
21724 1683 DB8      DIAG      ADD
21725 1684 SRDX    ADD      XR13 ADD      CTR
21726 1685      ADD      XR29 ADD      SP1B      RSB
21727 1686      ADD      ADD
21728 *
21729 *      NEGATE THE DATA, & STORE OUT TO MEMORY
21730 *
21731 1687 DBNE    RH SUB      RH CTF1    SP4A LINK    SP1B
21732 1688      SP1B CAD      FITC      SP2B LINK    SP2B
21733 1689      SP1B ADD      SP4A      UBA ADD      SP1B
21734 168A      RE CAD      RE FITC     BKX3 LINK    BKX3
21735 168B      RG CAD      RG FITC     XR11 LINK    XR11
21736 168C      0007 DB ADDL      ADD      ADD      RSB

```

PAGE 445  
RECORD  
NO

C S  
ADDR

STACK ADJUSTMENT FOR CVDB

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

10/ 2/86 9:27 AM

LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

21738  
21739  
21740  
21741  
21742  
21743  
21744  
21745  
21746  
21747  
21749  
21750  
21751  
21753  
21755

16BD  
16BE  
16BF  
16C0  
16C1

SD23  
DBZR 0010  
UBA

SD23 --- WILL POP THE STACK TWO OR THREE TIMES.

IF CIR { 11:1 } := 0 , DECREMENT BY 2 , OR  
:= 1 , DECREMENT BY 3 .

ADD  
ANDL  
ADD  
ADD

ZERO  
EPOP

XR19 ADD

ADD  
ADD  
ADD  
JSZ NEXT

NZRO

CCA  
EPP2  
CRF

UNC

; SET CCE IF XRB19 := NZRO  
XRB19 := ACC DIGITS

CHECK CIR { 11:1 } ; POP2  
SKIP IF CIR { 11:1 } := 0 ; CRF  
POP ONE ; DO NEXT





DECIMAL TRAP ROUTINES FOR CVDB, & CVBD

```

***** ALU A *****
***** ALU B *****
C S          LABL RREG SREG FUNC SFNC STOR SPSK  RREG SREG FUNC SFNC STOR SPEC SKIP  COMMENT
ADDR
21817      *
21818      *
21819      *
21820      *           TRAP ROUTINES FOR CVDB
21821      *
21822      *
21823      *
21824      16D5  DBER 2000 STA  ANDL          UBA  ADD  **2      CRF      USER TRAP ENABLED? CRF
21826      16D6          ADD          JSB          ZERO  ; JSB IF USER TRAP NOT ENABLED
21828      16D7          JSZ  TRPR          JSZ  TRPD  NF1    TRAP TARGETS
21830      16D8          0800 STA  IORL          STA  STA  JSB  SD23  UNC    SET OVERFLOW; DO STACK ADJUSTMENT
21832      *
21833      *
21834      *           TRAP ROUTINES FOR CVBD & CVAD
21835      *
21836      *
21837      *
21838      *
21839      16D9  BDER 2000 STA  ANDL          UBA  ADD  **3      CRF      USER TRAP ENABLED? CRF
21841      16DA          JSZ  TRPO          F3A  JSB          ZERO  DECIMAL OVERFLOW TRAP;
21843      *           JSB IF USER TRAP NOT ENABLED
21844      16DB          000Z DSPL XORL          UBA  JSZ  TRPR  F1    IS IT FROM CVAD; INVALID DECIMAL LEN TRAP
21846      16DC          JSZ  TRPS          UBA  JSZ  TRPA  ZERO  TRAP TARGETS
21848      16DD          0800 STA  IORL          STA  JSL  SD24  UNC    SET OVERFLOW, DO STACK ADJUSTMENT
21850      *
21851      *
21852      *
21853      *           ROUTINE FOR MPYD PRODUCT >= 29 DIGITS, TESTING
21854      *           IF OVERFLOW OCCURS
21855      *
21856      *
21857      *
21858      16DE  MY29          ADD          FFF0 XR1  ANDL  NZRO  ; SKIP IF PRODUCT >= 29 DIGITS
21860      16DF          ADD          ADD  RSB  ; RETURN
21862      16E0          XR10 ADD          STA  XR26  JSL  ER13 RC  UNC  RESTORE STATUS; TRAP FOR DECIMAL OVERFLOW
21864      16E1          ADD          ADD  NOP to keep system happy
21866      16E2          ADD          ADD  NOP to keep system happy

```

RECORD

C. S.

\*\*\*\*\* ALU A \*\*\*\*\*

\*\*\*\*\* ALU B \*\*\*\*\*

NO

ADDR

LABL RREG SREG FUNC SFNC STOR SPSK

RREG SREG FUNC SFNC STOR SPEC SKIP

COMMENT

```

21871      *%1700
21872      *
21873      *
21874      *
21875      *      DECIMAL MULTIPLY ---
21876      *
21877      *      ON ENTRY :
21878      *
21879      *      RA := OPERAND-1 DIGIT COUNT
21880      *      RB := OPERAND-1 BYTE ADDR ( DB REL )
21881      *      RC := OPERAND-2 DIGIT COUNT
21882      *      RD := OPERAND-2 BYTE ADDR ( DB REL )
21883      *      ( VALID AFTER PULM )
21884      *
21885      *      OPERAND-2 ADDR := PRODUCT OF THE OPERAND-1 DATA
21886      *      TIMES THE OPERAND-2 DATA. THE MAXIMUM LENGTH ALLOWED
21887      *      FOR OPERANDS IS 28 DIGITS, THE MINIMUM IS ZERO. IF NOT
21888      *      WITHIN THESE RANGES, TRAP WILL OCCUR WITH INVALID DIGIT
21889      *      COUNT. IF EITHER DIGIT COUNT IS ZERO, ONLY SDEC IS
21890      *      PERFORMED. IF THE RESULT DOES NOT FIT INTO THE OPERAND-2
21891      *      ADDR, THEN AN OVERFLOW TRAP OCCURS. THE RESULT IN THIS
21892      *      CASE WILL BE LEFT TRUNCATED UNLESS THE ACTUAL RESULT IS
21893      *      GREATER THAN 28 DIGITS, IN WHICH CASE NOTHING WILL BE
21894      *      STORED, CCA IS SET ON THE RESULT.
21895      *
21896      *
21897      *      1700 MPYD      JSZ  PULM      UNC      UBA  JSZ  TRP  XR5      NZRO  PULM FOR RD; TRAP IF CIR ( 9:1 ) NOT ZERO
21898      *      1701      ADD      UBA  JSZ  CKLN  XR7      UNC  CK OPERAND-1/2 LENGTHS
21899      *      1702      ADD      UBA  JSZ  CKBA  XR8      UNC  CK OPERAND-1/2 ADDRESSES
21900      *      1703      RH      ADD      XR11  RG  JSZ  SPLT  XR11  F2   OPERAND-1 ADDR; CK SPLIT STACK IF PRIV MODE
21901      *
21902      *      1704      STA  ADD      XR10  BXX6 JSZ  MASK  XR22  UNC  OPERAND-2 ADDR
21903      *      1705      XR13 ADD      XR11  BXX7 JSZ  MASK  XR22  UNC  SAVE STATUS; GET OPERAND-1/2 MASKS
21904      *      1706      XR13 ADD      XR11  BXX7 JSZ  MASK  XR22  UNC  SAVE OPERAND-2 WD COUNT - 1
21905      *      1707      0020  ADDDL  SPOA  UBA  JSZ  SCNB  XR21  UNC  ; SAVE OPERAND-2 WD ADDR
21906      *      1708      SPOA RH  SUB   SPOA  RH  JSZ  SCNA  RE   UNC  ; SAVE OPERAND-2 MSW MASK
21907      *
21908      *
21909      *
21910      *
21911      *
21912      *
21913      *
21914      *
21915      *
21916      *
21917      *
21918      *
21919      *
21920      *
21921      *
21922      *
21923      *      1709      RH  RE  SUB      HBF2  RE  ADD      CF4B ZERO SF2 IF RE < RH; SKIP IF RE := 0
21924      *      170A      0003 RC  ADDL      RC  RE  ADD      NZRO  UBA := ACTUAL OP-2 DIGIT COUNT + 3;
21925      *      170B      SPOA UBA JSBS ER13 NEG  RE  UBA ADD  LSR  SF4B  SKIP IF ACUTAL OP-2 DIGIT COUNT = 0
21926      *      170C      UBB  ADD  LSR  SP4A  RE  UBA ADD  LSR  RF  SF4B  TRAP IF RESULT > 28; SF4 IF EITHER OP := 0
21927      *
21928      *      170D      XR12 ADD  SPOA NF2  BXX6 ADD  BXX3  ACC LENGTH - 1;
21929      *      170E      XR11 JSB  MSWP  UNCL  XR11 ADD  RF := SAVE FOR TESTING RESULT > 28
21930      *
21931      *
21932      *
21933      *
21934      *
21935      *

```

C S MPYD -- DECIMAL MULTIPLY  
ADDR RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

21938 *
21939 *
21940 170F RE CAD LSR XR14 FFFF SP4A ADDL XR15 POS MULTIPLIER WD LEN; ACC WD LEN -1
21942 1710 UBA ADD LSR XR14 0008 SREG SUBL MULTIPLIER WD LEN - 1;
21944 1711 ADD FFFE SREG ADDL XR15 ; UBB := PRODUCT LEN -1 ( 0 TO 7 WDS )
21946 *
21947 * FETCH MULTIPLIER
21948 *
21949 1712 XR11 ADD SPOA BKK4 JSL FCHB BKK3 UNC M'IER ADDR; FETCH DATA, M'IER WD COUNT - 1
21951 1713 XR12 CSR RG HBF2 RE JSB *+3 SP18 F4B SF2 IF SIGN MASK := 000F; JSB IF EITHER := 0
21953 1714 ADD XR15 CF2 XR31 JSL SRD1 XR30 F2 XRA15 := 0; SHIFT DATA RIGHT IF F2
21955 1715 ADD RG JSL SR3D EVEN ;SHIFT RIGHT 3 DIGITS IF SIGN MASK := 0F00
21957 *
21958 * SAVE THE MULTIPLIER
21959 *
21960 1718 XR12 ADD SPOA 00C3 ADDL XR14 SIGN MASK; REGN POINTER FOR LSW MULTIPLIER
21962 1717 XR6 ADD 00C0 ADDL GTR MSW MULTIPLIER; MSW MULTIPLIER POINTER
21964 1718 XR7 ADD UBA XR11 XFRR REGN ICTR NEXT MULTIPLIER; SAVE IN XRB64; ICTR
21966 1719 XR8 ADD UBA SREG XFRR REGN ICTR NEXT MULTIPLIER; SAVE IN XRB65; ICTR
21968 171A XR9 ADD SPOA CF3A UBA SREG XFRR REGN ICTR LSW MULTIPLIER; SAVE IN XRB66; ICTR
21970 171B XR12 ADD SPOA CF1 UBA SREG XFRR REGN OP-1 SIGN MASK; XRB67 := LSW MULTIPLIER
21972 171C XR11 JSB MSWP UNC SREG ADD SP18 SWAP FOR MULTIPLICAND; SP18 := OP-2 WD ADDR
21974 *
21975 * FETCH MULTIPLICAND
21976 *
21977 171D SP18 ADD SPOA BKK4 JSL FCHB BKK3 UNC M'CAND ADDR; FETCH DATA, M'CAND WD COUNT - 1
21979 171E ADD XR30 JSB MZRO F4B JSB IF EITHER := 0
21981 171F XR12 CSR RG HBF2 UBB XR31 INC CCA SF2 IF SIGN MASK := 000F; SET CCA
21983 1720 ADD XR15 CF2 RE JSL SRD1 SP18 F2 XRA15 := 0; SHIFT DATA RIGHT IF F2
21985 1721 ADD RG JSL SR3D EVEN ;SHIFT RIGHT 3 DIGITS IF SIGN MASK := 0F00
21987 *
21988 * MOVE DATA FROM XRA1 - XRA9 TO XRA19 - XRA27, &
21989 * ZERO OUT XRA1 - XRA9 AND XRB1 - XRB9.
21990 *
21991 1722 0013 ADDL SP4A XR15 INC RG 19; PRODUCT LENGTH
21993 1723 FFFE ADDL SPOA 0089 ADDL CTR -2; REGN POINTER
21995 1724 RG CAD RG HBF2 ADD REGN SF2 IF DONE; REGN := 0
21997 1725 REGN AND REGN 0012 CTRS ADDL CTR F2 REGN := 0; REGN POINTER, SKIP IF DONE
21999 1726 SREG ADD REGN UBB SP4A JSBS *-2 CTR UNC REGN := 'MOVED' DATA; LOOPBACK IF NOT DONE

```



```

22002 *
22003 *
22004 *
22005 *
22006 *
22007 *
22008 *
22010 *
22012 *
22014 *
22015 *
22016 *
22017 *
22019 *
22021 *
22023 *
22025 *
22027 *
22029 *
22031 *
22032 *
22033 *
22034 *
22036 *
22038 *
22039 *
22040 *
22042 *
22044 *
22046 *
22047 *
22048 *
22049 *
22051 *
22053 *
22054 *
22056 *
22058 *
22060 *
22061 *
22062 *
22063 *
22065 *
22067 *
22069 *
22071 *
22072 *
22073 *
22074 *
22076 *
22078 *
22080 *
22082 *

```

SETUP 2X, 4X, 8X OF THE MULTIPLICAND  
 1727 MPYR 009B ADDL BKK4 JSB MPYX RH UNC SETUP 2X  
 1728 00A7 ADDL BKK4 JSB MPYX RH UNC SETUP 4X  
 1729 00B3 ADDL BKK4 JSB MPYX RH UNC SETUP 8X  
 DO ADD & SHIFT  
 172A INC SP4A XR14 JSB MPYM CTR UNC 1: DO LSD'S OF THE MULTIPLIER  
 172B UBA JSL SRD1 SP1B UNC SHIFT RIGHT  
 172C INC SP4A XR14 JSB MPYM CTR UNC 1: DO NEXT DIGITS OF THE M'IER  
 172D UBA JSL SRD1 SP1B UNC SHIFT RIGHT  
 172E INC SP4A XR14 JSB MPYM CTR UNC 1: DO NEXT DIGITS OF THE M'IER  
 172F UBA JSL SRD1 SP1B UNC SHIFT RIGHT  
 1730 INC SP4A XR14 JSB MPYM CTR UNC 1: DO MSD'S OF THE M'IER  
 ADJUST THE DATA FOR PROPER OUTPUT FORMAT  
 1731 XR3 ADD RF RF JSL MY29 SP2B HBF2 ZERO RF := XRA3; JSB TO TEST IF RESULT > 28  
 1732 XR7 ADD RG UBA XR21 CSR XR6 ADD XR2  
 1733 XR9 ADD RH F2 RF ADD XR2  
 1734 XR1 ADD MYST F2 JSB 0089 BKK3 SUBL CTR STORE DATA IF ALREADY ALIGN  
 1736 ADD ADDL RH JSL SLD2 XRO REGN POINTER AT MSW  
 1737 ADD SLD2 XRO UNC SHIFT LEFT 2 DIGITS  
 STORE THE DATA  
 1738 MYST SP2B CSL XR13 0089 BKK3 SUBL CTR TARGET SIGN MASK; REGN POINTER AT MSW  
 1739 ADD XR14 XR26 ADD RC RESTORE RC  
 173A ADD CF3A XR20 JSL STOA SP2B UNC CF3A FOR LOST DIGIT FLAG; STORE OUT DATA  
 173B JSB ER13 F3A ADD ADDL S024 JSB IF LOST DIGIT  
 173C ADD JSL S024 UNC DO SDEC  
 EITHER OPERAND IS ZERO ( F4 := 1 )  
 173D MZRO ADD CCA XR22 ADD BKK6 SET CCE; TARGET WD COUNT - 1  
 173E ADD XR23 ADD BKK7 ; TARGET MSW MASK  
 173F ADD 0089 ADDL BKK3 ; BKK3 := 0  
 1740 ADD CTR ; LSW REGN POINTER  
 ZERO OUT DATA BUFFERS  
 1741 ZREG 0008 ADDL RG XR21 CSR SP2B # OF DATA BUFFERS; TARGET SIGN MASK  
 1742 ADD CTRS ADD XRO SAVE INITIAL COUNTER  
 1743 ADD REGN ADD REGN DCTR REGN := 0; DCTR  
 1744 RG \*-1 JSB MYST NZRO RG CAD RG LOOPBACK IF NOT DONE  
 1745 JSB MYST UNC XRO JSB FCH2 CTR NF4B STORE OUT ZEROS; RTN IF FROM FCHA





RECORD NO	C S	ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT							
22196	*																							
22197	*																							
22198	*																							
22199	*																							
22200	*																							
22201	*																							
22202	*																							
22203	*																							
22204	*																							
22205	1774	CKLN RC		SP1B	JSB	ER17		CRRY	RA	SP1B	JSB	ER17		CRRY	ER17	IF	RA	OR	RC	>=	29	OR	<	0
22207	1775			ADD		XR2				RA	JSL	S024		ZERO	:	JSB	IF	RA	:	=	0			
22209	1776			ADD		XR3	RSB			RC	JSL	S024		ZERO	RETURN;	JSB	IF	RC	:	=	0			

RECORD NO	C. S. ADDR	LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
22212		*														
22213		*														
22214		*														
22215		*														CHECK TARGET OPERAND ADDRESS
22216		*														
22217		*														ON ENTRY :
22218		*														
22219		*														RC := TARGET DIGIT COUNT
22220		*														RD := TARGET BYTE ADDRESS ( DB REL )
22221		*														
22222		*														ON EXIT :
22223		*														
22224		*														RG := TARGET WORD ADDRESS
22225		*														BKX6 := TARGET WORD COUNT - 1
22226		*														
22227		*														
22228	1777	CKBA	RD	ADD	LSR				SM	ADD			RE			TARGET WD-ADDR; RE := SM
22230	1778	UBA	DB	ADD		RG			RD	ADD			LSR	BKX6	LBF5	TARGET WD ADDR; SET F5 IF BYTE ADDR IS ODD
22232	1779	UBA	DL	SUB				NCRY	RC	ADD						SKIP IF DL > WD ADDR
22234	177A	RE	RG	SUB				CRRY	UBB	INC						SKIP IF WD ADDR <= SM; TARGET WD COUNT
22236	177B	RF	RG	ADD		RG				ADD						WRAPAROUND ADDR; XRB3 := 0
22238	177C			ADD		XR4			BKX6	ADD			LSR	BKX6		XRA4 := 0; TARGET WD COUNT - 1
22240	177D			ADD		XR8			UBB	RG	ADD					XRA8 := 0; LSW ADDR
22242	177E	RG	DL	BNDE				NF3A	RE	UBB	BNDE					BOUNDS CHECK, DL <= MSW ADDR, SM <= LSW ADDR
22244		*														
22245		*														
22246		*														
22247		*														CHECK SOURCE OPERAND ADDRESS
22248		*														
22249		*														ON ENTRY :
22250		*														
22251		*														RA := SOURCE DIGIT COUNT
22252		*														RB := SOURCE BYTE ADDRESS ( DB REL )
22253		*														
22254		*														ON EXIT :
22255		*														
22256		*														RH := SOURCE WORD ADDRESS
22257		*														BKX4 := SOURCE WORD COUNT - 1
22258		*														
22259	177F	CKB	RB	ADD	LSR	RSB			SM	ADD			RE			SOURCE WD-ADDR; RE := SM, RTN IF F3 SET
22261	1780	UBA	DB	ADD					RB	ADD						SOURCE WD ADDR; SET F5 IF BYTE ADDR IS ODD
22263	1781	UBA	DL	SUB				NCRY	RA	ADD			LSR	BKX4	LBF5	SKIP IF DL > WD ADDR
22265	1782	RE	RH	SUB				CRRY	UBB	INC						SKIP IF WD ADDR <= SM; SOURCE WD COUNT
22267	1783	RF	RH	ADD		RH				ADD						WRAPAROUND ADDR; XRB4 := 0
22269	1784			ADD		XR5			BKX4	ADD			LSR	BKX4		XRA5 := 0; SOURCE WD COUNT - 1
22271	1785			ADD		XR9			UBB	RH	ADD					XRA9 := 0; LSW ADDR
22273																TICB TO SLOW DOWN RSB AVOID S KILL (1000)
22274	1786	RH	DL	BNDE					RE	UBB	BNDE					(1010)
22276	1787			ADD						ADD						BOUNDS CHECK, DL <= MSW ADDR, SM <= LSW ADDR

```

RECORD C.S. ***** ALU A ***** ***** ALU B *****
NO ADDR LABEL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

22279 *
22280 *
22281 *
22282 * CHECK SPLIT STACK
22283 *
22284 * ON ENTRY :
22285 *
22286 * RB = SOURCE BYTE ADDRESS { DB REL }
22287 * RD = TARGET BYTE ADDRESS { DB REL }
22288 *
22289 * ON EXIT :
22290 *
22291 * XRA11 = SOURCE WORD ADDR
22292 * XRB11 = TARGET WORD ADDR
22293 *
22294 *
22295 1788 SPLT RB ADD LSR RG RD ADD LSR SP3B PSHR SOURCE WORD ADDR, TARGET WORD ADDR
22297 1789 JSB **4 FSS DL DB ADD NZRO DO POPR JSB IF SPLIT BANKS;
22299 178A UBB DB JSBC **3 CRRY Z DB JSBS **3 POPR NCRY JSB IF DL >= DB; OR DB > Z
22301 178B ADD ADD POPR NZRO DO POPR
22303 178C ADD ADD RSB RETURN
22305 178D RG DB ADD XR11 SP3B DB JSB *-2 XR11 UNC SOURCE WORD ADDR, TARGET WORD ADDR
    
```

DECIMAL -- OPERAND MASKS ( SIGN & MSW )

C. S. ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP COMMENT

```

22308 *
22309 *
22310 *
22311 *
22312 *
22313 *
22314 *
22315 *
22316 *
22317 *
22318 *
22319 *
22320 *
22321 *
22322 *
22323 *
22324 *
22325 *
22326 *
22327 *
22328 *
22329 *
22330 *
22331 *
22332 *
22333 *
22334 *
22335 *
22336 *
22337 *
22338 *
22339 *
22340 *
22341 *
22342 *
22343 *
22344 *
22345 *
22346 *
22347 *
22348 *
22349 *
22350 *
22351 *
22352 *
22353 *
22354 *
22355 *
22356 *
22357 *

```

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

GET TARGET OPERAND MASKS

ON ENTRY :

RC := TARGET DIGIT COUNT  
RD := TARGET BYTE ADDRESS ( DB REL )

ON EXIT :

BKX7 := TARGET MSW MASK  
XRA13 := TARGET SIGN MASK

178F MASK RC CSR SP4A HBF2 OFFF ADDL BKX7 SET F2 IF DIGIT COUNT IS ODD; MASK  
178F OF00 ADDL XR13 OFFF ADDL BKX5 MASKS; SKIP IF NF2  
1790 RD SP4A ADD SWAB XR13 EVEN CAD BKX7 SKIP IF SIGN IN LEFT BYTE; MSW MASK  
1791 XR13 ADD SWAB XR13 RD ADD EVEN SIGN MASK; SKIP IF BYTE ADDR IS EVEN  
1792 ADD XR7 NF3A BKX7 ADD LRZ BKX7 ; UBB := TARGET MSW MASK

GET SOURCE OPERAND MASKS

ON ENTRY :

RA := SOURCE DIGIT COUNT  
RB := SOURCE BYTE ADDRESS ( DB REL )

ON EXIT :

BKX5 := SOURCE MSW MASK  
XRA12 := SOURCE SIGN MASK

1793 MSKB OF00 ADD RSB RA ADD XR6 POS MASK; SKIP IF DIGIT COUNT IS EVEN  
1794 RB UBB ADDL XR12 EVEN RA CSR SKIP IF SIGN IN LEFT BYTE; MSW MASK  
1795 ADD ADDL XR12 EVEN CAD BKX5 SIGN MASK; SKIP IF BYTE ADDR IS EVEN  
1796 000F ADDL XR12 RSB RB ADD EVEN SIGN MASK; SKIP IF BYTE ADDR IS EVEN  
1797 ADD RSB BKX5 ADD LRZ BKX5 RETURN; UBB := SOURCE MSW MASK







```

22472 * SNOWARN
22473 *
22474 *
22475 * STORE DATA INTO MEMORY
22476 *
22477 * ON ENTRY :
22478 *
22479 * SP2B := TARGET WORD ADDRESS
22480 * BXX3 := ACC LENGTH - 1
22481 * BXX6 := TARGET WORD COUNT - 1
22482 * BXX7 := TARGET MSW MASK
22483 * XRB11 := TARGET WORD ADDRESS
22484 *
22485 * DATA WILL BE STORED FROM XRA1 - XRA9 INTO MEMORY
22486 * LOCATIONS WITH STARTING ADDRESS AT SP2B. REGN
22487 * POINTER WILL BE ADJUSTED SO THAT ONLY THE APPROPRIATE
22488 * DATA WILL BE STORED.
22489 *
22490 * ON EXIT : XRA14 := ACC LOST DIGITS
22491 * XRB15 := ACC DIGIT SUM
22492 * F3 := 1 IF XRA14 NOT ZERO ( DIGITS LOST )
22493 *
22494 *
22495 1786 STOA XR14 ADD SPOA CF1 BXX3 ADD PSHR ZERO SAVE ACC LOST DIGITS; ACC LEN - 1
22497 1787 SP2B ROD UBB BXX6 JSBS STOE RG READ TARGET ADDR; JSB IF ACC LEN := TARG LEN
22499 1788 ADD UBB JSB STO POS STOG IF ACC LEN > TARGET LEN
22501 1789 JSB STOE MEDJ UBB CTRS CTR STOE IF LESS; ADJUST REGN POINTER
22503 *
22504 *
22505 178A STOG SPOA REGN IOR XR14 CAD RG ICTR ZERO SAVE DIGITS LOST REG; DEC REGN POINTER
22507 178B UBA ADD SPOA RG JSB *-1 UNC CHECK IF DIGIT LOST
22509 *
22510 *
22511 178C STOE REGN ADD SP4A BXX7 CAD CF1 MSW := MSW MASK
22513 178D UBB OPA AND SP4A UBA BXX7 AND RH TARGET WORD; MSD'S
22515 178E ADD UBB SP4A CSUB RH CHECK IF DIGIT LOST
22517 178F UBB XR14 IOR XR14 ZERO SF3A BXX8 ADD XR15 SKIP IF DIGITS LOST; XRB15 := 0; ACC DIGIT
22519 17C0 CAD SP3B CF2 SET F3 FOR DIGITS LOST; WD COUNT - 1
22521 *
22522 *
22523 17C1 RH XR13 CSR HBF2 UBA UBB JSB **4 RG NEG SET F2 IF SIGN := 000F; JSB IF ONE WD
22525 17C2 SP4A IOR DATA RH XR15 IOR XR15 ICTR STORE INTO DATA; ACC DIGIT SUM
22527 17C3 ADD SP4A RH JSB *-2 RG CTF1 SPOA := 0; LOOPCOUNT - 1
22529 17C4 REGN ADD RH F1 NEXT WORD; LOOPBACK IF NOT DONE
22531 *
22532 *
22533 17C5 ADD ANDL ROAD F2 READ TARGET LSW
22535 17C6 FFF0 RH STA LSR RH NF2 SP3B SP2B ADDL RH := LSD'S
22537 17C7 ADDL LSR RH BIT8 F000 RH ANDL RH SKIP IF CCL SIGN
22539 17C8 000C UBB ADDL RG SP0A F2 000C RH XR15 IOR XR15 NZRO SIGN; SKIP IF ACC DIGIT SUM NOT ZERO
22541 17C9 UBB ADD RRZ SP0A F2 000C RG ADDL RG SAVE ACC DIGIT SUM; SIGN
22543 17CA OPA ADD RRZ SP4A CF1 ADD ADD TARGET DATA; SKIP IF F2
22545 17CB SPOA ADD XR15 NZRO RG ADD SWAB RG SKIP IF ACC DIGIT SUM IS NOT ZERO; SWAB SIGN
22547 17CC ADD CCA RH SP4A IOR CF2 SET CCE; TARGET DATA
22549 17CD ADD UBB RG TOR DATA RSB TARGET DATA & PROPER SIGN
22551 * SWARN

```

C S  
ADDR

DECIMAL -- TRAP ROUTINES & SO24

\*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*

22553  
22554  
22555  
22556  
22557  
22558  
22559  
22560  
22561  
22562  
22563  
22564  
22565  
22566  
22567  
22568  
22569  
22570  
22571  
22572  
22573  
22574  
22575  
22576  
22577  
22578  
22579  
22580  
22581  
22582  
22583  
22584  
22585  
22586  
22587  
22588  
22589  
22590  
22591  
22592  
22593  
22594  
22595  
22596  
22598  
22600  
22602

LABL	RREG	SREG	FUNC	SFNC	STOR	SPSK	RREG	SREG	FUNC	SFNC	STOR	SPEC	SKIP	COMMENT
														TRAP ROUTINES ---
														1. ER13 IF PACKED-DECIMAL OVERFLOW
														2. ER15 IF INVALID PACKED-DECIMAL DIGIT.
														3. ER17 IF DIGIT COUNT > 28, OR NEGATIVE.
17CE	ER13		ADD											UNC SET F3; JSB
17CF	ER15	0005	XORL		RG	SF3A								IS IT FROM CVDB?
22565			ADD				0009	UBA	SUBL					: SKIP IF FROM MPYD
22567			ADD											: RESTORE RA
22569			ADD			CF1		XR26	ADD		RA			ZERO JSB DBER IF FROM CVDB; ELSE JSB *+2
22571			JSB	*+2		CF3A		RG	JSL	DBER				CF3A; SF1
22573	ER17		ADD			CF3A			ADD			SF1		USER TRAP ENABLED ? CRF
22574		2000	ANDL						ADD					JSB *+2 IF USER TRAP NOT ENABLED;
22575			JSZ	TRPO		F3A		UBA	JSB	*+2				ELSE JSB TO TRAP ROUTINE
22577														NF1 TRAP TARGETS
22579														
22580	17D6		JSZ	TRPR		UNC			JSZ	TRPD				
22582														
22583														
22584	17D7		STA	XORL		STA			ADD					SET OVERFLOW
22586														
22587														
22588														
22589														
22590														SO24 --- WILL POP THE STACK BY 0, 2, OR 4 TIMES.
22591														IF CIR ( 10:2 ) := 00, DECREMENT BY 0.
22592														:= 01, DECREMENT BY 2, OR
22593														:= 10, DECREMENT BY 4.
22594														
22595														
22596	17D8	SO24	0030	CIR	ANDL				ADD			CRF		CHECK CIR { 10:2 }; CRF
22598	17D9		0020	CIR	ANDL				JSZ	NEXT			ZERO	CHECK CIR { 10:1 }; DO NEXT IF 00
22600	17DA				ADD			UBA	ADD				EPP2	: POP2, SKIP IF CIR ( 10:1 ) := 0
22602	17DB				JSZ	NEXT		UNC	ADD				EPP2	JSZ NEXT; POP2 MORE



```

22686 * *****
22687 *
22688 *
22689 *
22690 * 1. Get two valid TOS registers containing the relative byte
22691 * byte address to the packed decimal field and the digit
22692 * count.
22693 * 2. If the digit count is less than zero or greater than 28
22694 * then perform the ILLEGAL DECIMAL OPERAND (%17) TRAP.
22695 * 3. Fetch the word containing the sign nibble at the
22696 * effective address EA = (DB + (DC / 2)) / 2.
22697 * 4. Bounds check the effective address if not in split stack
22698 * mode. If the bounds test fails, add 32k to check for a
22699 * DL-DB address, refetch the word, and bounds check again.
22700 * 5. If the sign nibble is in the left byte, swap the left
22701 * and right bytes so the sign nibble will be in the right
22702 * nibble.
22703 * 6. Extract the last 2 bits of the sign (right) nibble
22704 * (C = 00, D = 01, F = 11) of the right byte.
22705 *
22706 * ABSD
22707 *
22708 * 7. Make the value unsigned by masking an F into the sign
22709 * nibble.
22710 * 8. Set CCG.
22711 * 9. If the sign bits = 01 (the sign was negative => D), then
22712 * set CCL.
22713 *
22714 * NEG D
22715 *
22716 * 7. Remove the sign by masking a zero into the sign nibble.
22717 * 8. Set CCG and mask a D into the sign nibble.
22718 * 9. If the sign bits = 01 (the sign was D => negative), then
22719 * then set CCL and mask a C into the sign nibble.
22720 *
22721 * ABSD / NEG D
22722 *
22723 * 10. Pop the digit count.
22724 * 11. Pop the relative base address parameter if SDEC = 1.
22725 * 12. Clear the overflow bit in the STATUS register.
22726 * 13. If the left and right bytes were swapped in Step 5,
22727 * then swap them back.
22728 * 14. Rewrite the word containing the sign nibble.
22729 * 15. Next instruction.
22730 *
22731 * *****
22732 *
22733 * $NOWARN

```

PAGE 484  
RECORD  
NO

COBOL II FIRMWARE INSTRUCTION SET - ABSOLUTE/NEGATE DECIMAL  
C S \*\*\*\*\* ALU A \*\*\*\*\* ALU B \*\*\*\*\*  
ADDR LABL RREG SREG FUNC SFNC STOR SPSK RREG SREG FUNC SFNC STOR SPEC SKIP

10 / 2/88 9:27 AM

COMMENT

```
22737 %I800
22738 1800 ABSD          ADD JSZ      PULM      CF1  SRL2  SR  SM  ADD JSZ  PUL2  SP3B  SRZ  F1 DETERMINES ABSD OR NEGD
22740 1801 NEGD          ADD JSZ      PULM      CF1  SRL2  SR  SM  ADD JSZ  PUL2  SP3B  SRZ  NEED TWO VALID TOS REGISTERS CONTAINING
22742 1802          ADD JSZ      PULM      CF1  SRL2  SR  SM  ADD JSZ  PUL2  SP3B  SRZ  RBA OF PACKED DECIMAL FIELD AND DIGIT COUNT
22743 1802          ADD JSZ      PULM      CF1  SRL2  SR  SM  ADD JSZ  PUL2  SP3B  SRZ  MAXIMUM NUMBER OF DECIMAL DIGITS IS 28
22745 1803          RA  UBB  JSB  ABN2      CRRY  RA          ADDL  LSR          TRAP IF LENGTH < 0 OR LENGTH > 31
22747          RA  UBB  JSB  ABN2      CRRY  RA          ADDL  LSR          DC/2
22748 1804          RB  UBB  ADD  LSR          SF3A  RB  UBB  CSR          HBF2      (RBA + (DC/2))/2
22750          RB  UBB  ADD  LSR          SF3A  RB  UBB  CSR          HBF2      F2 = SIGN NIBBLE IN LEFT OR RIGHT BYTE
22751 1805          UBA  DB  ADD          RH  ROD          JSB  *+3      NF5B      FETCH WORD CONTAINING SIGN NIBBLE
22753          UBA  DL  SUB          CRRY  SP3B  UBA  SUB          CRRY      SKIP BOUNDS TEST IF SPLIT STACK MODE (CSTX)
22754          UBA  DL  SUB          CRRY  SP3B  UBA  SUB          CRRY      BOUNDS TEST DL <= EA (2324)
22756          UBA  DL  SUB          CRRY  SP3B  UBA  SUB          CRRY      BOUNDS TEST EA <= S (2324)
22757 1807          JSB  *+0      UNC          JSL  LDWC          UNC          JUMP TO SELF JUMP TO BOUNDS CHECK (CSTX)
22759 1808          OPA  ADD          SP4A  F2  000F  ADDL          SIGN NIBBLE IN RIGHT BYTE
22761          OPA  ADD          SP4A  F2  000F  ADDL          MASK FOR SIGN NIBBLE
22762 1809          OPA  ADD          SWAB  SP4A  UBA  UBB  AND          RH  F2      SIGN NIBBLE IN LEFT BYTE
22764          OPA  ADD          SP4A  F2  000F  ADDL          MASK SIGN BITS IN RIGHT BYTE
22765 180A          JSB  ABN1      F1  UBA  SREG  AND          RH          ABSD/NEG?
22767          JSB  ABN1      F1  UBA  SREG  AND          RH          MASK SIGN BITS IN LEFT BYTE
22768 180B          000F  SP4A  IORL      RH          000D  ADDL          ABSD - CHANGE SIGN NIBBLE TO F
22770          000F  SP4A  IORL      RH          000D  ADDL          SIGN NIBBLE FOR A NEGATIVE NUMBER
22771 180C          RH  UBB  SUB          NZRO          INC          CCA          TEST FOR SIGN NIBBLE = D => NEGATIVE
22773          RH  UBB  SUB          NZRO          INC          CCA          SET CCL DEFAULT
22774 180D          CAD          CCA          JSB  ABN2      UNC          SET CCL
22776          CAD          CCA          JSB  ABN2      UNC          SKIP NEG? OPTION
22777 180E  ABN1  FFF0  SP4A  ANDL      SP4A          000D  ADDL          NEG? - CHANGE SIGN NIBBLE TO 0
22779          ABN1  FFF0  SP4A  ANDL      SP4A          000D  ADDL          SIGN NIBBLE FOR A NEGATIVE NUMBER
22780          ABN1  FFF0  SP4A  ANDL      SP4A          000D  ADDL          TEST FOR SIGN NIBBLE = D => NEGATIVE
22782 180F          RH  UBB  SUB          NZRO          CAD          CCA          SET CCL DEFAULT
22783          RH  UBB  SUB          NZRO          CAD          CCA          SET CCG
22785          RH  UBB  SUB          NZRO          CAD          CCA          DETERMINE WHICH SIGN TO REPLACE PREVIOUS
22786 1811          000D  SP4A  IORL      RH          000C  SP4A  IORL      RH          MASK NEGATIVE SIGN IF PREVIOUSLY POSITIVE
22788          000D  SP4A  IORL      RH          000C  SP4A  IORL      RH          MASK POSITIVE SIGN IF PREVIOUSLY NEGATIVE
22789 1812  ABN2          ADD          F2  SP1B  ADD          EPOP  EVEN      SIGN NIBBLE BELONG IN LEFT OR RIGHT BYTE?
22791          ABN2          ADD          F2  SP1B  ADD          EPOP  EVEN      POP DIGIT COUNT - SDEC 0 OR 1?
22792 1813          RH          ADD          SWAB  RH          ADD          EPOP          SIGN NIBBLE SHOULD BE IN LEFT BYTE
22794          RH          ADD          SWAB  RH          ADD          EPOP          POP RBA IF SDEC = 0
22795 1814          JSZ  TRPR      NF3A          ADD          CLO          ILLEGAL DECIMAL OPERAND LENGTH TRAP (%17)
22797          JSZ  TRPR      NF3A          ADD          CLO          CLEAR OVERFLOW IN STATUS REGISTER
22798 1815          RH          ADD          DATA          ADD          NEXT          REWRITE WORD CONTAINING SIGN NIBBLE
22800          RH          ADD          DATA          ADD          NEXT          NEXT INSTRUCTION
22801          SWARN          ADD          DATA          ADD          NEXT          NEXT INSTRUCTION
22802 1816          SWARN          ADD          DATA          ADD          NEXT          NOP's to prevent WCS Parity errors from
22804 1817          SWARN          ADD          DATA          ADD          NEXT          crashing system during instruction pre-fet
22806 *
22807 *
22808 ***** END OF ICF/55 MICROPROGRAM *****
```



ADSS	1375								
ADXA	03EC								
ADXB	03F2								
AE	093A	<-	0938	0937					
AE13	1577	<-	15A0						
AEBC	11A5	<-	113E	113E	116D	116D	117A	117A	117D 117D
AIX1	055A	<-	0557						
AIXF	0559	<-	0551						
AIXR	0557	<-	0555						
ALG1	119B	<-	1184	118B	118D				
ALG2	11A1	<-	1165	1165	1167	1167	1168	1168	119E
ALGN	1162	<-	1007						
AMD	0744								
AMD1	0745	<-	074C						
AMID	0749								
AMIP	0750								
AMIS	0748								
AMP	074D								
AMP1	074E	<-	0752						
AMS	0743								
AND	03FB								
ANDI	066E								
ASL	0876								
ASMN	0746	<-	0755						
ASR	087A								
ASXI	066B								
BAF0	043C	<-	0439	043E					
BAF1	043E	<-	043B						



SYMBOL	CSADDR								
BAF2	043F	<-	043C						
BAF3	0441	<-	0419	0422					
BAF4	0443	<-	0414	0418	041C	041E	043C	043F	
BAR0	0449	<-	0446	044B					
BAR1	044B	<-	0448						
BAR2	044C	<-	0449						
BAR3	044E	<-	042D	0436					
BAR4	0450	<-	0428	042C	0430	0432	0449	044C	
BBF0	041C	<-	0421						
BBF1	0422	<-	0420						
BBFC	0413	<-	0411						
BBRO	0430	<-	0435						
BBR1	0436	<-	0434						
BBRC	0427	<-	0425						
BCC	05F0								
BCC1	05F1	<-	05E8	05EF	05FC				
BCCI	05F3								
BCI1	05BF	<-	05CE						
BCI2	05C2	<-	05CC						
BCY	05B9								
BCY1	05BA	<-	05CD						
BCYI	05BE								
BD1	15D4	<-	15CD						
BD2	15E5	<-	15CE						
BD3	15ED	<-	15CE						
BD33	15BA	<-	15DD						
BD3S	15DF	<-	14AF	14C5	14E0	14F6	15EC	15F7	
BD4	149B	<-	14BC	15D0					







SYMBOL	CSADDR						
CKB	1780	<-	1602				
CKBA	1777	<-	1502	1518	1585	15BE	1702
CKCD	1456	<-	141B	146A			
CKCH	0F0E	<-	0AC9				
CKLN	1774	<-	1501	1517	1584	1701	
CKPB	01FA	<-	0235				
CKSM	02D4	<-	0002	0791			
CLCT	02FD	<-	0504				
CLD0	0243	<-	0209				
CLD1	0247						
CLDD	02AF						
CLDE	0002	<-	0F0D				
CLDR	0264	<-	02AE				
CLDT	01DE						
CLER	0984	<-	0909				
CLFF	09B0	<-	0A4A	0A51			
CLFN	027B						
CLIF	09B6	<-	09B9	09F3	09F4	09F7	09F8
CLKI	0D00	<-	053D				
CLKX	0D03						
CLLP	0272	<-	0274	09AD			
CLP	0275	<-	0273				
CLSO	122C	<-	1214				
CLSS	1220	<-	1213				
CM10	10C4	<-	10C2	10C7			
CM11	10CB	<-	10B6				
CM12	10CD	<-	10AE				
CM13	10CE	<-	10D5				













DCH	0A92	<-	0A5E	0A7D				
DCJP	0AB0	<-	0A7A	0A8E	0A96			
DCMD	07C4	<-	0325	0600				
DCMP	0695							
DCNB	0A9E	<-	0A54	0A5A				
DCPU	0AA1	<-	0A53	0A59	0A74	0A79	0A8D	
DCSL	08A2							
DCSR	08A7							
DCU0	07CA							
DCU1	07D4	<-	07CB					
DCU2	07D6	<-	07CC					
DCU3	07DA	<-	07CD					
DCU4	07DD	<-	07CE					
DCU6	07E0	<-	07CF	07D0				
DCU7	07E9	<-	07D1					
DCU8	07EC	<-	07D2					
DCU9	07F1	<-	07D3					
DDD	166A	<-	164B	1680	168C	1693		
DDE	08C0	<-	0D10					
DDEL	08BA							
DDIV	06AA	<-	069B					
DDUP	1303							
DEA	071A	<-	070B					
DEC	140C							
DECA	06BB							
DECB	06BD							
DECT	1400							
DECX	06B9							

SYMBOL CSADDR

DEL	08BB	<-	03EB	03EE	03F9	03FA	03FB	066F
DELB	08B9							
DFLC	1346	<-	1318					
DFLT	0800							
DFLZ	080B	<-	0801	0855				
DIE	07C1							
DIM2	0092	<-	0089	0310				
DIMS	0084	<-	0091	0174	136C	1395		
DISP	135F	<-	1357					
DIV	0677							
DIVI	0661							
DIVL	0687	<-	06C8					
DLSL	0898							
DLSR	089D							
DMA	0A11	<-	0A62	0A82				
DMAB	0933	<-	0A44	0A48	0A4C	0A4E		
DMAM	0A29	<-	0938					
DMCK	092B	<-	0929					
DMD	073B							
DMD1	073C	<-	0742					
DMDV	0699	<-	0F21					
DMDID	073F							
DMIS	073E							
DMNX	06A7	<-	06A9					
DMON	0A01	<-	09FF	0A17	0A19	0A23	0A55	
DMP1	0267	<-	0264	02D3	02FD	0301		
DMPE	0004	<-	0C0A					
DMPX	00F8	<-	0005	0C09				











SYMBOL	CSADDR						
FLSH	07A5	<-	0D0A				
FLT	080C						
FLT1	0810	<-	0815				
FLTN	0815	<-	080E				
FLTZ	0816	<-	080D				
FMPY	083B						
FNEG	0854						
FOV	0832						
FOVZ	0871	<-	0869				
FSSR	04A0	<-	049D				
FSUB	083A						
FTST	086E	<-	0860	0868			
FUNZ	0874	<-	0858	0861			
FXSL	0869	<-	085A	0863			
GDRT	0916	<-	00B5				
GOXD	0DDE	<-	0DD3				
GRP7	0F1E						
GSMC	049D	<-	048F	0490	0499	049A	
GTP1	0CE6	<-	0CE8				
GTPR	0CE4	<-	0C99	0C9B	DCA4	OCA6	OCB5 OCB7
GTPX	0CE9	<-	0CE5				
HALT	031C						
HIOP	0C28	<-	0C22				
HLTP	09A1	<-	0949	0949	094D	09BC	
HMIT	05FD	<-	0022				
IABC	03BD	<-	03BB	03BF			
IABI	03BE						
IABZ	03BB						





SYMBOL	CSADDR				
ITAB	0900				
IX8C	03CD	<-	03CB	03CE	
IXBI	03CE				
IXBZ	03CB				
IXIT	0192				
IXT1	0197	<-	0195	01B9	
IXT2	0196				
IXT3	0160	<-	0196	01B7	01B8
IXT4	01B2	<-	00A8	0196	
IXT7	019F	<-	01B1		
IXT8	01A2	<-	01BE		
IXT9	01BA	<-	01B8		
JDCU	07FF	<-	07FB		
LI	0E4D	<-	0E47		
L2PF	0303	<-	079C	07B4	08D5 0F07
LAD	037D				
LADS	06C0				
LAI5	01F1	<-	01EE		
LAIID	0380				
LAIIP	01ED				
LAI5	037F				
LAP	01EA				
LAP1	01EC	<-	01F0		
LAP5	01F3	<-	01EB		
LAQ	037A				
LAS	0379				
LB32	0368	<-	035D	035D	0364
LBD	0361				

SYMBOL	CSADDR		
LBD1	0365	<-	0363
LBDL	0366		
LBDR	0367		
LBI1	0373	<-	0371
LBID	036C		
LBIS	036B		
LBL1	0DA5	<-	0DA1
LBPH	03E2	<-	035B 0361
LBQ	035B		
LBS	035A		
LC2	0287	<-	0285
LCK1	02DA	<-	02DF
LCMP	06BE		
LD	0288	<-	0286
LD2	0285	<-	0279
LDD	0349		
LDD1	034A	<-	0355
LDDW	1030	<-	101D
LDE1	0721	<-	071E
LDEA	071B		
LDID	0352		
LDIS	0351		
LDIV	06C8		
LDNE	028D	<-	028B
LDP	0356		
LDP1	0357		
LDPH	03DE	<-	0349 0352
LDS	0348		

SYMBOL	CSADDR					
LDV1	06CB	<-	06CE			
LDV2	06CE	<-	06C9			
LDW	1020	<-	101D			
LDW1	1046	<-	1023			
LDW2	1049	<-	1033			
LDWC	1043	<-	1025	1025	1035	1035 1807
LDXA	03EF					
LDXB	03ED					
LEN	1798	<-	1506	151B	1588	15C8
LI32	0376	<-	0372	0372		
LLB3	0159	<-	0156			
LLBL	0151					
LLNI	0655					
LLS1	13F8	<-	13FC			
LLS2	13FD	<-	13FA			
LLS3	13FE	<-	13FB			
LLSH	13F2					
LMPY	06C3					
LOAD	0200	<-	0003			
LOOP	09CE	<-	09CF			
LPSH	03DB	<-	0329	032E	038C	0380
LSEA	070D					
LSL	087E					
LSR	0882					
LSSD	070A					
LST	0CCD					
LST0	0CD8	<-	0CD3			
LST5	0CD4	<-	0CD1			

LSTA	0986	<-	09E6			
LSTL	0C72	<-	0C6C			
LSTX	0C6A					
LTCE	00D6	<-	02E0			
LTCK	02D8					
LTOP	0302	<-	0246	0C1A	0C3D	0C43
LUP1	0E3F	<-	0E4C			
LUP2	0E60	<-	0E58			
LUP3	0E6B	<-	0E61			
LWD	0329					
LWD1	032A	<-	0331			
LWID	032E					
LWIP	0335					
LWIS	032D					
LWP	0332					
LWP1	0333	<-	0337			
LWP2	0334	<-	0CD7			
LWS	0328					
LXD	0339					
LXD1	033A	<-	0341			
LXID	033E					
LXIP	0345					
LXIS	033D					
LXNI	0657					
LXP	0342					
LXP1	0343	<-	0347			
LXS	0338					
MA	1291	<-	1270			

MABF	055B	<-	0550	0594	05AA
MABR	0562	<-	0554		
MABS	0549	<-	053C		
MAF	054F				
MAOE	04C5	<-	04B8		
MAP1	02E3	<-	02E8		
MAP2	02E7	<-	02E4		
MAR	0553	<-	054E		
MASK	178E	<-	1504	151A	1587 15C0 1704
MAX	0558	<-	0552	0556	
MBAF	0439				
MBAR	0446	<-	0438		
MBBF	041A	<-	0413		
MBBR	042E	<-	0427		
MBLA	053B				
MBLR	0545	<-	0540		
MBSF	040F				
MBSR	0423	<-	040E		
MBWA	04B6	<-	04AB		
MBWI	04C6	<-	04AE	04BB	
MBWS	04AC				
MBWX	04C0	<-	00E6	04B0	04B4 04BA 04BE
MC	128A	<-	1270		
MCM1	08CD	<-	08CB		
MCM2	08CF	<-	08CC	08CD	
MCMD	08C4	<-	0D09		
MDDJ	0538	<-	0505	050F	051C 0526 0530
MDS	056B				



SYMBOL	CSADDR				
MDSR	0597	<-	0593		
MDWO	1332	<-	1317		
MFDS	0588				
MF SU	0586				
MLBR	0582	<-	057D		
MLBS	0569				
MLOG	0788	<-	0D0B		
M MAP	02E1				
MMD1	0763	<-	0769		
MMDN	0EA3	<-	0E89		
MMDQ	0762				
MMID	0766				
MMIP	0771				
MMIS	0765				
MMP	076A				
MMP1	076B	<-	0773		
MMP2	076C	<-	0764		
MMTM	0E99	<-	0E95		
MMXT	0EA5	<-	0E77 0E7B 0E7C		
MN	129E	<-	1271 1272		
MN1	12B3	<-	12A1		
MPAA	1757	<-	1749 174B 174D 174F		
MPMS	0761				
MPY	0670				
MPY1	0674	<-	076F		
MPYD	1700	<-	140B		
MPYI	0659				
MPYL	0681				

MPYM	1746	<-	172A	172C	172E	1730
MPYR	1727					
MPYS	1581	<-	1533	1534	1545	1561 157D
MPYX	1766	<-	1727	1728	1728	
MRTO	00D3	<-	09D0	0B25		
MSK	0E66	<-	0E67			
MSKB	1794	<-	1603			
MSTA	0E77	<-	0D22			
MSTO	00C8	<-	09CE	0B23		
MSWP	1761	<-	170E	171C		
MTA1	0619	<-	060C			
MTBA	060E					
MTBX	0621					
MTCP	02CB	<-	04FA			
MTDS	059F					
MTSW	059D					
MTX1	0626	<-	0623			
MVB1	040B	<-	0407			
MVBA	0437	<-	040D			
MVBD	0408					
MVBL	053E					
MVBP	0400					
MVBS	040E					
MVBW	04A1					
MVLB	057C	<-	056A			
MWO	0515					
MW1	0517					
MWAE	04B8	<-	04BF			

MWAO	04BC	<-	04C5						
MWBF	0520	<-	0518	0542	057F				
MWBR	052A	<-	0527	0546	0583				
MWD	050F								
MWE3	0531	<-	050B	050C	0511	0513	0515	0516	
MWF	0518								
MWF1	0519	<-	050E						
MWIX	051D	<-	0519	0528	0543	0547	0580	0584	05AB
MWOL	00E6	<-	04AF	04B3	04B9	04BD			
MWP	0505								
MWR	0527	<-	0517						
MWR1	0528	<-	050E						
MWSE	04B1	<-	04AC						
MWSO	04AE	<-	04B5						
MWX	051B	<-	051A	0529	0544	0548	0581	0585	
MY29	16DE	<-	1731						
MYST	1738	<-	1735	1745					
MZRO	173D	<-	171E						
NBAF	1218	<-	1220	1226	122C	1237			
NBAS	121B	<-	1228	1231	123C				
NCHL	00CF	<-	00AF	0C1B	0C45				
NCON	00D2	<-	02A7						
NCYC	0CEF	<-	0D15						
NEG	067B								
NEGB	16CD	<-	15CF	15ED					
NEGD	1801	<-	101F						
NEGL	0BDE	<-	0BE2						
NEWC	07C3	<-	07AC						



OVFL	13AA	<-	138C					
OVPN	11DE	<-	1190	1194	1242	1247	1339	
PARC	104D	<-	100D					
PAUL	0912	<-	0AD6	0AD7	0ADF	0AEB	0F13	
PAUS	031D							
PCAL	0100							
PCLO	0113	<-	0101					
PCL1	0101	<-	01F9					
PCL3	0117	<-	0035	00C0	010F	0284		
PCL6	0126	<-	011F					
PCL7	012C	<-	012A					
PCL8	0147	<-	0132	0133	0188	0189		
PCLP	012B	<-	011A	0125	0129			
PCLX	012A	<-	011C					
PCN	01BF	<-	0193					
PCSO	0111	<-	010A					
PFW	005A	<-	0028	05FF				
PFWO	0798	<-	005B					
PFWM	0026	<-	0073					
PHDB	13C5	<-	13BB					
PLDA	0701							
PLSA	0700							
PON	0791	<-	0001					
PONE	0001							
PSDB	1359							
PSEB	135A							
PSEH	00CA	<-	135A					
PSH1	13BE	<-	13B3	13B4	13B6	13B7	13B8	13B9
				13BC				





SYMBOL	CSADDR	
SBDL	03A8	<- 03AB
SBDR	03A6	<- 03A4
SBF	08BC	<- DD0E
SBFD	02F9	
SBI1	03B4	<- 03B2
SBID	03AD	
SBIS	03AC	
SBL	08BE	<- DDDF
SBQ	0399	
SBS	0398	
SCAL	01C3	
SCAN	0629	
SCLK	03E5	
SCLR	0D46	<- DD06
SCNO	062C	<- 0629
SCN1	0631	<- 062B
SCNA	17EE	<- 1708
SCNB	17DC	<- 1511 1707
SCND	17E5	<- 17E1 17E1 17F3 17F3
SCNE	17EC	<- 17E6 17E6 17E8 17E8 17EA 17EA
SCNX	062D	
SCNZ	01C6	<- 01C4
SCU	04DF	<- 0587
SCU0	04E7	<- 04EC
SCU1	04EA	<- 04E6
SCU2	04ED	<- 04E8 04EB
SCU3	04EE	<- 04E8 04EB
SCW	04CE	<- 059E





SI01	0C1E	<-	0C3B						
SIOE	0C2E	<-	0C2B	0C2B	0C2B	0C2C			
SIOP	0C23								
SL3D	1562	<-	153A						
SL3J	1541	<-	1565						
SL5D	1510	<-	1538						
SLD	1500	<-	1405	1406					
SLD1	154A	<-	1523	153A	157F	15DF	1615		
SLD2	155C	<-	1524	1538	158C	1737			
SLD3	1537	<-	150D						
SLD4	153E								
SLD5	153A	<-	1537						
SLD7	153C	<-	1538	1539					
SLDN	1544	<-	150F	153F					
SLST	1546	<-	1510						
SMD	0754								
SMD1	0755	<-	075A						
SMEM	01CD	<-	01C5						
SMID	0757								
SMIP	075E								
SMIS	0756								
SMK1	030F	<-	0315						
SMP	075B								
SMP1	075C	<-	0760						
SMS	0753								
SMSK	0308	<-	03E5						
SPGS	1278	<-	1266	12F8	131A				
SPLT	1788	<-	1503	1519	1586	15BF	160F	1703	





SYMBOL	CSADDR			
SWD1	0386	<-	038C	
SWID	0389			
SWIS	0388			
SWS	0384			
SWUB	04DE	<-	04D4	04E5
SXIT	01CF			
TABE	014C	<-	018E	018F
TABP	0149	<-	0137	
TABS	014D	<-	014B	
TABT	0150	<-	014D	
TAS1	13E0	<-	13DB	13E2
TAS2	13DE	<-	13E4	
TASL	13DA			
TASR	13E2			
TBA	0605			
TBC	0633			
TBC1	0634	<-	0638	063B 063D
TBFL	0E75	<-	0E6D	
TBX	061A			
TC1	06D2	<-	06D7	
TC2	06D8	<-	06D4	
TCBC	063D			
TCCS	1099	<-	1017	1018
TCLK	06CF	<-	0027	
TCSQ	0AFB	<-	0079	
TDSX	05AD	<-	05AC	
TE	1326	<-	1315	
TEST	13EF			

TICO	06DE								
TIC1	06E1	<-	06DD						
TICK	06DC								
TICR	06E0	<-	06DB						
TIM1	0E17	<-	0E12						
TIME	00E8	<-	00F3	031F	0322	08CF	06DA	0AFB	
TIMR	0E00	<-	0D20						
TLK1	0977	<-	09EA	09EC	0A60	0A7F			
TMRQ	0E20	<-	0D21						
TNS0	13EE	<-	13E7						
TNS1	13EC	<-	13EE						
TNSL	13E5								
TON	0D40	<-	0D08						
TR	10FF	<-	101E						
TR1	1113	<-	1123						
TR2	1114	<-	111E	1121					
TR3	111F	<-	111C						
TR4	1122	<-	111D						
TR5	1132	<-	1120	1130					
TR55	1124	<-	1112						
TR6	1126	<-	112E	1131					
TR6E	0175	<-	016C						
TR7	1134	<-	1101	1114	1122	1126			
TR8	1137	<-	1103	1103	1106	1106			
TRAP	0000	<-	0D04						
TRBC	0638								
TRCE	005F	<-	0150						
TRN1	110D	<-	1107						



SYMBOL	CSADDR						
VLB	11A8	<-	1183	118C			
VLD	11B1	<-	11A9				
VMLB	11B8	<-	118A	1216	1221	1224	1232 1235
VMLD	11C6	<-	11B9				
VRET	11DC	<-	11AB	11B2	11BB	11C7	11D8
VTRP	11DB	<-	11B4	11B4	11CB	11CB	
VZRO	0BAB	<-	0BF9				
WAIT	0969	<-	0902				
WBC1	04CA	<-	04B1	04B8			
WBC4	04CC	<-	04B4	04BE			
WBEN	0A88	<-	0A85				
WBNE	0A89	<-	0A87				
WBX1	0A1E	<-	0A1A	0A24	0A25	0A27	
WBXD	0A1A	<-	0A14				
WCCE	00D5	<-	02D7				
WCMD	0C3C	<-	0C0C				
WDIE	07C2	<-	07C2				
WDT	0A58	<-	0A39				
WDTB	0A8C	<-	0A58				
WFMS	0B24	<-	0B25				
WIO4	0C40	<-	0C3F				
WIOC	0C3F	<-	0C4A				
WMS1	0F07	<-	0F0C				
WMST	0F05	<-	00F8				
WRIM	09FC	<-	090F				
WRIT	0A7D	<-	0904	0908			
WRX1	0A24	<-	0A1B				
WRXD	0A25	<-	0A5C	0A80			



WRXE	0A26	<-	0A24			
WUN	0A8E	<-	0A8C			
WUNL	0A8F	<-	0A59	0A8D		
X1W2	1672	<-	1638	169F		
X1WD	1671	<-	1645	167A	1685	169B
X2WD	166D	<-	164F			
XAX	13D4					
XBR	105B	<-	100D			
XBX	13D8					
XCH	13D2					
XCH1	13D3	<-	13D7	13EF		
XCHD	1362	<-	1355			
XDCU	07FC	<-	07F9			
XDIE	0DE6	<-	0DCD	0DD1	0DE3	0DE4
XDMA	0A0B	<-	090E			
XEQ	136D					
XFIN	0DD5	<-	0DE5			
XGDB	0DCC	<-	0D1F			
XOR	03FA					
XORI	066D					
XT11	0A46	<-	0A48			
XTIN	0A40	<-	0A3D			
XTIR	0A47	<-	0A43			
XXX	0E21	<-	0E22			
ZER1	03F5	<-	03F7			
ZERO	03F4					
ZREG	1741	<-	17A5			
ZROB	03F8					

ZROW 0836 <- 082A 083E 0848  
ZROX 03F3

## ADDRESS

0000	38E5 7510 C3E3 E40C	38E8 C904 0C03 DE46	38E5 7194 DDF6 4853	38E5 7104 C6C8 C802
0004	38E5 7135 D1F6 E78C	38E5 7510 CF83 E5CD	38E5 7110 CCF3 E40C	38E5 7010 CCF3 E51D
0008	5D72 B179 CCF5 FFFE	58E8 6710 8483 B08D	3CE5 7000 CC83 FC0C	5D72 B179 CCF5 FFFE
000C	38E2 A110 BC73 B08C	3D85 7043 CC83 E84C	3CE5 7003 CC85 DC8C	2975 7511 C495 E49D
0010	38E5 7510 C213 E40D	4D4A 4D20 2638 5820	3945 7579 C215 3FFF	3975 7511 CF95 E49D
0014	38E5 2710 8133 B08C	38F3 7110 CCF2 251D	58E5 2710 8133 B08C	38F3 7110 CCF2 251D
0018	5D74 B1E1 DCF5 E49D	24C3 7047 CCF3 F92D	1CE5 7000 CCF3 FC0C	5CE4 B110 DCF3 E49D
001C	24A3 7111 CCF5 E49D	24C3 7047 CCF3 F92D	1CE5 7000 CCF3 FC0C	3940 A979 00F5 3FFE
0020	38AC 3510 D213 E50D	68E0 4810 00F3 A51D	64A5 7224 F493 D7F7	38A1 4908 0073 E241
0024	3489 34C4 D843 CC92	64AB B445 D733 E95E	64D0 0A28 1093 C801	28E5 7104 CCF6 DB3E
0028	38D5 74C5 DC13 E56A	38E5 702E CCF3 F0A8	38E5 7023 CCF3 EC8D	5D74 B12E DCF5 F098
002C	2543 7143 746C	3923 6112 4FC3 E6CA	3465 7149 CCF3 B0C3	3E33 6110 CCF3 E40D
0030	6173 7109 CC33 C008	74E5 7104 ECF5 AC6C	5CE4 B149 DCF4 4002	3843 7109 CCF4 E58D
0034	46E5 7110 CCB3 E50C	74E5 7104 CCB3 C45F	38E0 0910 0AF6 E40C	28E0 F139 CCF4 E000
0038	2970 F110 DCF0 A40D	38FF F910 F8F5 A40D	2CF2 E110 8CF2 A40D	296F F910 FCF4 A40D
003C	2964 F109 CCF5 C005	3EB3 4000 ACF3 E50D	38E5 7149 CCF4 2003	38E6 7110 CCF3 E57C
0040	40E5 7105 CDD3 E4AF	38E5 7149 CCF4 2202	62C0 1A20 FCF3 E40C	38A5 7425 D3F3 E70A
0044	38E5 7149 CCF4 2402	62C0 1A20 FCF3 E40C	38A5 7425 D3F3 E73A	38E5 7548 D3F4 2803
0048	3975 7111 CCF5 E49C	38E5 7549 D3F4 2802	38E5 7549 D3F4 2A03	6142 0B79 0094 3FFE
004C	60B5 6310 80B3 E68D	2CD2 30C5 CCF3 E54A	38F0 0828 7EF3 E000	3D0B 3305 48F5 254B
0050	60E2 0D10 00B3 E40C	3945 7179 CCF5 3FFE	68E2 0849 00F4 3002	2CA6 70C5 CDD3 E717
0054	38E6 B510 D9E3 E5DD	40E6 7159 CDD4 0203	38E5 7105 CCF3 E4CB	38E6 3159 CCFB 8000
0058	38E5 7149 CCF4 0203	2CE5 7105 CDD3 E4A6	38E5 7110 CCF3 E5CD	38E1 8904 04F6 DE62
005C	38E6 7559 D2B4 0402	0CE6 7149 CCB4 3E03	38E5 75A5 D323 E4AF	0CE6 7159 CCB4 0003
0060	38E5 75A5 D323 E4AF	3948 7114 CCF5 270C	38E5 7149 CCF4 0602	2CE5 7105 CDD3 E4AF
0064	60EE FB10 FEB3 E40D	38E5 7105 CDD3 E5C3	38E0 0905 04D3 E5C3	38E0 0905 06D3 E5C2
0068	38E0 0905 08D3 E5C3	38E0 0905 0AD3 E5C2	38E0 0905 16D3 E5C3	38E0 0905 18D3 E5C2
006C	38E0 0905 1AD3 E5C3	38E0 0905 1CD3 E5C3	38E0 0905 1ED3 E5C2	38E0 0905 20D3 E5C3
0070	60E4 0849 00F4 3202	28E8 B510 D293 E59C	38E5 7010 CCF3 E7FD	38A1 88C5 04F3 E499
0074	38A0 8910 04F1 E67C	38A0 1910 2093 E67D	38FD F510 C182 E5E0	2CF0 0B08 7194 0181
0078	2CD7 E110 CEF3 E50D	40E8 35A4 CD17 6BF6	60EA B149 CCF2 C000	38E5 7579 DBE4 7FF1
007C	A4E8 211E CCF3 FC09	28B8 3110 ACF3 E403	BD15 8213 CCF3 E50C	38E3 7109 CCF2 E001
0080	38EA 0904 00E3 EC83	6072 0B10 00F3 E678	50A4 3020 CCF3 E40D	3945 7510 C0E3 E60D
0084	38E1 8909 0474 401F	BCEA B110 C8F3 E40D	BCA9 F510 D953 E93D	3875 7110 CCF3 E67C
0088	BCE5 7110 C8F3 E40D	28FB 2510 9923 E40D	38E5 C910 B983 E40C	38AD F510 C183 A5E7
008C	BCE6 7110 CDD7 6458	3880 08CF 1194 6850	2880 08CD 1194 6054	38E8 B509 C072 E000
0090	34E5 7104 CA83 EC83	44E5 7225 81F3 E612	38E8 B510 C073 E40D	3875 7180 CCF3 E678
0094	3918 3510 C0E3 E50D	38E5 7159 CCF3 E40C	38A0 08C8 1EF3 E001	6CE5 5310 C9F3 E90D
0098	38E0 0910 2CF6 E40C	38E0 0910 26F3 EA3C	38E6 7110 CDD3 EA3C	3CE3 8510 D8D3 E40D
009C	3CE5 7110 CDD3 E6DC	38E6 B549 C9E4 1802	5D74 B12E DCF5 F098	2543 7140 CCF3 E49C
00A0	3933 6112 4CF3 ECAC	3AC5 711D CCF3 EC03	3973 6109 CCF5 C00D	6173 7109 CC35 8008
00A4	3962 091D 0093 EF29	68C8 B312 48F4 62DD	3995 7510 D361 E6DD	695A F1D0 CEF3 E6DC
00A8	38E5 7504 DAC6 86CB	38E7 F8B5 FEF6 A6BB	1CA8 B511 D323 E50D	3805 751D D323 ED03
00AC	3911 E94A 00F3 C001	2C43 700D CCF3 E50C	3E0 0904 A093 AC82	18E5 1510 8CF6 E43D
00B0	38E6 F11E CCF3 E408	2897 F1A0 CCF3 E44C	2CE5 8119 CCF2 C000	18E3 3510 DD07 69E1
00B4	38E5 7104 CCF6 6C82	3867 3104 CCF7 645B	5CB4 7110 DCF3 E40D	1CB3 7111 CCF3 E40D
00B8	38D0 A110 DCF3 E50E	38E0 A109 BCF2 E001	74F6 3110 CDD4 240C	38E1 8910 0076 A5FD
00BC	1860 0B0A 0E67 5801	38F5 C904 0095 C683	34E7 7184 C067 6C83	5C75 7110 DCF3 E67C
00C0	38A1 F104 DCB5 C45F	38E5 7510 DD84 240D	38E5 7511 DD84 240C	38E5 7511 DD84 240D
00C4	38E5 7509 DB84 0006	38E5 7509 DB84 0009	38E5 7508 DB84 000A	38E5 7508 DB84 000C
00C8	38E5 7509 DB84 000F	38E5 7509 DB84 0011	38E5 7509 DB84 0012	38E5 7509 DB84 0014
00CC	38E5 7509 DB84 0017	38E5 7509 DB84 0018	38E5 7509 DB84 001B	38E5 7509 DB84 001D
00D0	38E5 7509 DB84 001E	38E5 7509 DB84 0021	38E5 7509 DB84 0022	38E5 7509 DB84 0024
00D4	38E5 7509 DB84 0027	38E5 7509 DB84 0028	38E5 7509 DB84 002B	38E5 7509 DB84 002D
00D8	38E5 7109 CCF3 C0C1	38E5 7110 CCF3 ED0C	A4E5 7310 CCF3 E40D	397F F912 FAF4 79AC
00DC	5CA4 B0DE DCF1 F098	24E3 7043 CCF3 EC9D	457A 9601 E515 DC8C	397F F912 F8F4 79AD
00E0	5CA4 B0DE DCF1 F098	24E3 7043 CCF3 EC9D	457A 9601 E515 DC8C	5D74 B12E DCF5 F098

## ADDRESS

00E4:	24E3 7140 CCF3 E49D	38E8 3110 CCF3 E4AC	00E5 7054 DC03 D303	38E5 7105 CCF3 E55C
00E8:	28E5 7109 CC93 8061	38E5 7109 CCF3 8143	3885 7110 CCF2 E40D	3885 711D CCF2 EC0E
00EC:	38E5 7110 CCF2 3C0D	3815 7110 CCF3 A40C	38E5 7110 CCF3 E40C	2085 711C CC82 3C41
00F0:	38E8 3179 CCF3 C000	38C8 80C8 CCF3 FE00	3865 7434 CD42 EAFB	28E5 7509 CE84 4144
00F4:	34E5 7510 C823 E40D	2818 B110 CCF3 E79C	3808 7110 CCF3 E78D	38E8 7110 CCF3 E7DC
00F8:	38E5 7104 CCF1 7C17	64E4 0B10 00F3 E40C	38A5 7024 CCF3 C75A	3965 7510 C575 E4AC
00FC:	38E5 7110 CCF3 E40C			

## ADDRESS

0100:	70E8	7110	CC93	F68D	293B	3512	D134	752C	5CF4	B110	DCF1	E407	34F7	A110	ECF2	E404
0104:	38F5	7110	CCF3	F68C	5175	712E	9C05	F089	24B3	7140	CCF3	E49D	38B3	7109	ACF1	A008
0108:	4C55	7110	ACF3	E40C	2C83	6310	84F8	240D	6053	7047	CC33	F8A6	5803	5118	6CF1	8FFF
010C:	4C54	2110	CC95	E4AC	40DE	3062	CAF3	FC0C	70EB	2505	8443	E504	4459	9795	8575	A45E
0110:	38D5	7510	CO75	240C	34E8	B510	C513	E4AD	3885	7510	C510	248D	517C	B120	CCD1	E48D
0114:	5CE4	B509	F053	800E	5979	1710	8493	E4AD	5CE0	B513	DO75	EC0D	38E0	5910	2446	E5AC
0118:	7105	5110	EDA1	E405	10E2	F113	DCF3	D2BC	6105	7045	CAF6	E4AE	3848	1110	CC43	E68C
011C:	3AFB	5710	D2A7	E40D	18F5	50C0	9C90	F40D	2DC3	3025	CCF3	E510	3476	00C5	CCF3	E49B
0120:	3C85	7110	CA73	E40C	06C7	0847	CF3D	DD14	38F3	7110	CCF3	E40C	38F5	7110	CCF3	E40D
0124:	38F5	7110	CCF1	E405	2CFB	3445	A444	24AF	3C79	9710	C443	DC0D	38BE	3110	CCF3	CECD
0128:	1CE5	7110	CC43	E40D	38F5	7500	D2B1	E40D	38E2	F105	DCF3	E4B2	3872	F110	CCF1	240D
012C:	1D0B	3548	C443	CO00	2CB5	7110	C228	6403	6105	7138	C893	FE01	3CB2	F020	CCD4	65D7
0130:	3475	5311	0433	DDC0	2C70	F0C0	8C93	DC01	2CE2	F105	8CF3	E51F	3CE9	9749	D472	CO09
0134:	3CF5	7308	F4F6	01FE	28D7	A111	80F3	E6BD	38A5	60CD	B263	FC04	2CF8	B510	D493	2ABD
0138:	3D14	OCF2	00F3	E38C	28F3	7110	CCF3	E586	44F9	2718	E414	7FFE	44FB	3110	CCF3	E40C
013C:	2C6A	B1D2	COF2	F40C	611A	B50E	C553	D807	BCE0	0B00	0695	3F0C	0D11	F110	CCB5	3F0D
0140:	3618	B110	CCFB	240D	38E5	7510	CO74	FC3D	38E5	7159	CCF3	CD21	38B5	7110	CCF3	E50D
0144:	BCE0	0B09	09F3	8165	3805	7110	CCF2	240C	38E5	7010	CCF6	640C	38E0	F1A5	8CF3	E522
0148:	38F5	7425	C443	E719	28A3	70F0	CCF1	240D	40E5	7110	CCD3	E58D	0E11	F105	CC3B	2537
014C:	70E5	7110	CCD3	E58D	08EB	3510	D503	E40C	6832	9AC8	00F3	C1FD	28E8	B505	CC33	E711
0150:	3845	7445	CSF3	E575	80E5	7110	CA73	F68D	70E2	2175	CCF3	E46D	70F5	7110	FC93	E4F4
0154:	28EB	6510	E416	E40D	80F5	7110	CA22	E407	72CB	6710	F593	E540	70E9	F510	CA13	E40C
0158:	38D8	7113	CCF1	DF6E	3CE5	7109	CA73	CS22	2CB2	F110	DCF3	E68D	3C75	70C5	CC73	E41D
015C:	3CF5	7110	CCD7	240C	3875	7045	80F3	E504	28D3	3111	9CF3	FC0D	2CE5	7110	8CF3	E40D
0160:	3DC3	2020	CCF3	E40D	38EB	3505	8443	E588	3CE5	7010	CC73	E40D	5962	B179	CCD4	3FF8
0164:	70E5	6113	EC72	E4AD	3DBF	B110	AC65	E4AD	54BE	6713	B763	FE2C	6075	70D7	CC93	FC95
0168:	1C99	971D	8492	E80D	3CE5	7159	CC24	7FFE	40F2	804D	DCF0	E40C	44E5	42A0	8813	FC01
016C:	3CF5	70F5	CCD3	E5D7	4EC5	40A0	4C93	C800	3535	4107	E4F3	F5E2	04EB	68C5	E573	E9E3
0170:	3872	0910	00F5	E40D	0CD8	A310	88F5	280D	34F4	3110	CCF5	A40C	6835	70A0	CCF3	E401
0174:	0CAC	3035	CCB3	E610	38E5	7410	CA43	E40D	4955	70D2	CCF3	F80C	3958	30D7	CCF3	E925
0178:	B0E5	4310	8826	E5AD	3830	5910	24F1	6404	38E2	F111	CCF3	EABD	08E8	B513	D851	228C
017C:	38F2	F063	DCF3	D40C	3CE5	7105	CCD3	E617	10F2	F110	DCF7	240D	14B5	5110	4CF6	E40D
0180:	3DC3	22C0	94F3	E40D	28A0	F025	4CF3	E511	3CE5	7110	CAF6	E40C	28F9	9825	4441	6511
0184:	38E5	7105	CCF3	E61B	3CE5	71A5	CCD3	E61B	3852	F111	8CF3	D401	2C50	E0C0	8C93	D40D
0188:	2CE2	F105	CCF3	E57E	3CF9	9708	5476	01FE	3CD1	FB7	FEF3	E68D	3C47	F110	AS73	E60C
018C:	3CE4	0D13	00F1	8C0C	28F3	7180	CC43	2C0C	30F9	34F5	DAC3	E529	2C15	4045	AC93	E532
0190:	38F5	7110	CCF4	E40C	0425	5305	5EFB	25C3	716B	3110	CCF3	E62C	68E5	74F5	DBF6	E528
0194:	58AF	F828	F673	C201	3CE5	7105	CC33	E65E	28A8	B445	DB03	E6CA	38EF	E913	00F2	DEBD
0198:	1CA2	F110	CCF3	E50D	1CE2	F113	CCF1	FEB0	3CF6	7179	CC63	FFFC	3882	D110	FCF5	A80C
019C:	38E5	7110	CCF4	980C	3CA5	5110	8CD6	A40C	58A2	B110	CC72	A40D	355E	2111	EC63	E6AC
01A0:	3CB5	F111	EC63	E40D	3CE5	F1A5	CCD3	E61B	29E2	B110	CCF3	E40C	2C50	E0C0	8C93	D40D
01A4:	18D9	3711	A523	E62C	3CB5	7111	CCB3	E6AD	3CE5	7159	CC23	FFFE	3D35	6312	8212	F40C
01A8:	4CF5	6110	8C90	E40D	61A5	6110	E443	E40D	3997	782D	FEF3	EC01	38A2	0901	00F3	E50D
01AC:	38B5	711D	CCF3	E903	1028	B528	D780	8001	3AC5	70C7	CCF3	EDE3	3815	751E	D703	FC06
01B0:	0CE6	0110	C293	F80C	2D65	7105	CCD3	E67F	38E0	0909	0AF3	CE00	28E2	F110	CCF3	E50C
01B4:	38E6	7109	CCF4	0024	3CE2	F110	CC93	F80C	2D05	7112	CCD3	EABC	3D6A	B510	DB03	E40C
01B8:	38E6	AB25	FCB4	E60C	38E5	7105	CCF3	E65F	34D2	B110	DC95	A73D	2CE0	0910	0473	E6DC
01BC:	3C05	7111	CCF3	E6AD	58F7	F810	F876	84AC	70E7	F110	CCF3	E68D	70E7	F110	AS73	E60C
01C0:	70A8	F4C5	CO73	E4F8	38ED	F510	C183	E40C	38E3	F509	CO71	CO08	713B	3112	CCF4	752C
01C4:	38A5	7522	DC63	F68D	5CE0	B505	DCD3	A733	388D	F51D	C183	F688	38C5	7118	CCF2	FFFE
01C8:	50F5	7110	CCD3	E407	70EB	6710	E413	FC0D	4539	A710	C573	FF0D	4C83	F105	AC75	241C
01CC:	38EC	3000	CCF3	E4BC	3965	7047	CCF3	E925	38E8	3113	CCF3	E50D	5074	B12E	DCF5	F098
01D0:	24E3	7140	CCF3	F89C	5D79	2710	E513	E4AC	7135	6112	FC93	F40D	5809	271E	A493	EC06
01D4:	3935	7110	CCF3	080C	38D5	7510	CO65	E40D	38E0	A910	0093	E40C	5074	B12E	DCF5	F098
01D8:	24E3	7140	CCF3	E49D	38D5	7110	CCF3	E50D	38E5	7100	CCF3	E4AD	3945	A106	CCF5	2525
01DC:	60E2	0B10	00F3	E40D	38A5	7425	C493	E76F	0401	0001	0000	4400	0314	0200	0000	0500
01E0:	0000	0000	0401	0001	0000	4400	0341	0200	0000	0500	0000	0000	0300	0100	0440	8000

## ADDRESS

0E40	0000	0002	0000	FFF2	0407	0001	0000	4400	0342	0302	0002	0000	0400	0343	0200
01E8	0000	0500	0000	0000	0000	0008	0013	70E5	6319	A073	E401	28FD	F427	C183	EFCF
01EC	4CE3	E105	AC73	E41D	70E2	2319	A073	E401	38FD	F427	C183	EFC7	1D35	611E	OCF3
01F0	3C75	651E	98C3	F405	1D35	611E	OCF3	DC04	3C75	611E	8C73	F405	5CE5	7109	CC27
01F4	38A0	0912	08F3	F80C	38BD	F467	C183	E945	4CE3	D110	EC73	E40C	38E5	7110	OCF3
01F8	38E5	7110	CCF3	E40C	3946	3511	D015	270C	3985	7082	CCF3	C40D	38E5	7110	CCF6
01FC	38E5	7110	CCF3	E40C	3855	7110	CCF3	E70D	38E5	7110	CCF3	E40C	38F5	7000	CCF1
0209	3709	2098	2098	A091	1C70	0B10	FF04	38D0	28E5	7159	CCF9	E000	38A0	0910	0499
020A	38D5	7510	DDA3	E50D	3A44	F110	CC64	2403	38EA	3510	DD77	640C	8C63	70C6	CCF1
0208	3985	7022	CCF7	040D	3986	3506	DC36	E417	38EF	0909	0816	8240	38A0	0910	0083
020C	38D0	5910	70F3	E72C	38A6	1910	F133	E67D	38EB	8110	CCF3	DA7D	38E5	7510	DOE3
0210	38F0	1910	2013	E66D	2CF5	711F	CCF3	C400	28B5	708C	CCF3	E450	38E5	6000	BC13
0214	38E0	6910	98F7	25DC	2905	3110	CCF3	E40C	2CE3	7109	CCF3	C602	2C75	3110	CCF6
0218	34E3	7109	CCF3	E40C	3071	6011	CCF3	6011	28E5	7110	CCF3	E40C	2C93	7109	CCF6
021C	5470	7109	CCF3	COFD	5883	7110	CCF4	E40C	50A3	7110	CCF3	E40D	2CE3	7110	CCF3
0220	2CE3	7110	CCF7	640C	6183	7110	CCF3	E40C	2D03	7110	CCF9	2403	4CB3	7110	CCF4
0224	50E3	7110	CC53	F40C	2CE3	7110	CCF3	E40C	74E3	7159	CCF9	E001	38E5	7105	CC93
0228	28E3	7109	DC1A	2EEF	64E3	7109	CCF3	804E	68E3	7109	CCF3	CO23	38E4	E110	CCF1
022C	38E0	3139	CC83	8074	38E5	7110	CCF3	E40C	388C	3400	D303	E40D	38E5	7110	CCF3
0230	38C0	5910	FEF3	E40C	38B2	E110	8CF3	E40C	38D0	4910	20F3	E40C	3CB4	E110	8CF3
0234	2CE3	7109	CCF3	C698	2CE4	F104	CCF3	C7EA	2D13	7100	CCF3	E61C	38E0	0910	1093
0238	3865	702B	CCF3	CO07	3C63	7106	CCF1	A4DF	38D5	7110	CCF3	E63D	38B0	0911	3493
023C	3CE3	7110	CCF3	E40D	3CD3	7100	CCF3	E63D	38E2	2910	2213	E6ED	3865	7020	DCF3
0240	3CA3	7107	CCF1	98FA	3A85	711E	CCF3	E409	041B	2110	DCF3	ED0C	38E0	0910	10F6
0244	2914	F110	CCF5	E51C	3873	7110	DCF1	A40D	38A3	7104	CCF6	AC0A	1E70	0AC4	FE72
0248	3A66	30C5	CC92	E42B	39E0	0929	0ED0	6801	44B0	08C4	0491	AC82	1C70	0AC4	0F17
024C	38E0	0929	0053	CO7D	2E65	70C4	CC82	EC83	38E5	7129	CCF1	80BE	84E5	6104	DD12
0250	84E5	7104	CC66	AC83	38E8	0904	0463	AC82	38E0	4909	00F2	E600	38A0	0904	0469
0254	3855	70C6	CCF1	6553	3A75	70C4	CCF2	EC82	18E8	8513	D58A	244C	38EB	3475	D543
0258	38E6	7024	CC62	EC82	3860	1910	CAFA	2405	38A5	7110	CCF3	A40C	38E6	7024	CC62
025C	38E5	7111	CCF2	240C	38E5	7129	CCF1	80BD	3A05	70C4	CCF2	EC83	38E5	7129	CCF1
0260	3A65	70C4	CCF2	EC83	44E0	0904	0498	CA63	38E0	6909	8317	C671	3A85	74C4	DA83
0264	BDFA	F510	D673	E73C	84E4	F109	CCF3	DC80	38B3	7110	DOF3	E6DD	3900	0910	0BD0
0268	3910	6910	28F3	E71D	38A0	6910	2773	E6DD	4444	7110	8CF3	E6DC	3906	0908	00F3
0270	28E3	6149	80F2	E001	3885	7104	CCF1	AC83	39D5	712A	DCC2	E000	2CE0	0B04	0E64
0274	38E1	8979	00F4	E6F3	38E5	7110	CCF3	EA7C	3B4A	3510	D731	E40D	392B	84C1	D754
0278	3935	7426	D724	E71D	38E0	4910	0063	A43C	38A0	1911	20F3	E670	38A5	7110	CCF3
0284	38F6	3028	CCF3	CO81	38E8	E504	5857	681F	3861	F110	CCD3	E670	1C70	0B0A	0E62
0288	9CCE	F104	CCF7	EC82	0665	0C04	CC62	EC83	3CE8	6758	AC94	0802	38E6	3510	CCF4
0290	38E1	F109	CC83	FFEE	58E4	F129	CCF8	0000	38E3	7110	DCF6	840C	5074	8111	CC65
0284	1CE3	7104	CCF6	445F	BCE8	F509	D871	8100	38E0	6905	B0D7	6622	38E1	C910	80D7
0288	28E2	F159	CCF2	CE5C	38F5	7110	CCF4	640D	38E0	F0C3	9CD1	980C	3CE5	7105	CC93
028C	38F5	7510	D8A2	FC0D	1CD3	8C2D	0093	FC00	1CE0	0805	0E63	E720	BCE8	F109	CC21
0290	38D1	C8C4	8272	EC83	0665	70C4	CC62	EC83	4510	0910	08F3	E71D	2874	7110	CCF3
0294	38E5	7169	CC63	CO01	2F43	712A	CCF2	E000	2CE0	0804	0E63	EC83	38E5	7105	CCF4
0298	39E0	191A	0082	E000	38E5	7104	CCF2	EC83	38E0	2913	AC94	6589	38A0	08C4	DD22
029C	18E8	8309	88F1	EC00	38D5	7510	CCDB	6C0D	3870	08C4	1062	EC82	38E5	7149	CCF3
02A0	2ED5	70C4	CC62	EC82	3870	08C4	6062	EC83	3A92	48C6	00FA	6688	38A0	0904	406A
02A4	3A95	70C4	FC62	EC83	38D0	08C4	2072	EC83	3862	E8CD	00F3	DC04	38E5	7105	CC63
02A8	3A64	0910	14F2	E40C	3A85	6024	8063	EC82	38E5	7585	D623	E533	38E0	5979	5ED0
02AC	38E0	6910	26F7	240C	38E5	7510	D8C3	E84C	38E5	7510	D646	E40D	0200	0000	0408
02B0	0000	0000	033E	0200	0000	0408	0022	0000	0000	0343	0309	0404	0000	0000	0304
02B4	0000	0408	0006	0000	0000	003F	0200	0000	0408	0002	0000	0000	0342	0000	0100
02B8	0000	0358	0200	0000	0180	0000	FFFF	0F05	0200	0000	0003	0500	0300	0000	0000
02BC	38E5	7110	CCF3	E65D	38E0	0909	0863	0071	38E4	F109	8CF3	804F	38E0	3110	CC83
02C0	38E5	5111	BC63	340C	388C	3400	DC23	E40C	38CA	3180	CCF3	E40C	3905	7100	CCF4
02C4	38E8	9910	98E3	E2DC	38E5	7109	9CD3	D601	2CE8	A110	ACF3	E40C	3831	68C6	40D0

## ADDRESS

02C8: 38E8 B180 CCF3 E66C 39D8 3179 CCF1 BD81  
 02CC: 38EF F904 E833 C31E 38E0 6910 26F7 240C  
 02D0: 38A5 7110 CCF3 E50C 38E0 1910 E0F3 E63D  
 02D4: 38E6 B159 CCD4 OE5C 38E5 7110 CCF6 265D  
 02D8: 38E5 7109 CC24 0601 41E5 7110 CCCC A40D  
 02DC: 38E5 7110 CCF3 E40C 08F5 7110 DC23 E40D  
 02E0: 18E0 A710 AD63 E40C 38E5 0909 1092 E000  
 02E4: 38E5 70A5 F08D 949E 38E5 7129 C91E A801  
 02E8: 38D5 70C7 CCF3 D78F 38EA 38C0 00D3 E66C  
 02EC: 0503 0000 0000 003C FFF6 003C 0405 0009  
 02F0: 0030 FFEA 0405 000D 000D C000 0343 0200  
 02F4: 0503 0000 0000 001C 001C 001C 0180 0000  
 02F8: 1800 0001 0000 000D 0405 0001 000D C000  
 02FC: 0180 0003 0000 0000 BCEA F509 D677 C689  
 0300: 39F5 7110 CCF3 E6DC 38E5 7104 CCF3 C99F  
 0304: 38B5 7110 CCF3 A96C 38E5 7110 CCF3 E57C  
 0308: 38E1 8909 04F4 01A0 38A0 083F 0708 6676  
 030C: 80E5 7105 CDC3 E42C 80EB 3709 2084 4034  
 0310: 2A19 3510 C921 E579 20E7 F110 CD93 E44C  
 0314: 2CB9 71B4 CCF1 AC82 38E6 3510 D0F3 E40D  
 0318: 34E0 F025 DC93 FC1C 38E5 7113 CCF2 CFFD  
 031C: 38E1 C900 0073 E40D 60EA B539 C4A1 C001  
 0320: 3875 711E CCF3 E509 38EA 3110 CCF3 E40D  
 0324: 60D2 0B08 00D3 C201 3480 0AC4 40F3 DF12  
 0328: 28E5 7110 CCF3 E40D 7172 6375 A072 F36F  
 032C: 2121 301E CC73 DC04 5CE5 7110 CCF3 E40D  
 0330: 5525 611E CCF3 DD15 20E2 8105 8C73 FCAB  
 0334: 3CE1 3010 CC73 E40D 70E2 2375 A073 E461  
 0338: 28E5 7110 CCF3 E40D 7172 6310 A072 F00C  
 033C: 38E5 7010 CCF3 E40D 5CE5 7110 CCF3 E40D  
 0340: 5525 611E CCF3 DD15 20E2 8105 8C73 FCEA  
 0344: 3CE1 3105 CCCC E41D 70E2 2310 A073 E40D  
 0348: 2848 7110 CCF3 E40D 7172 6375 A072 F37A  
 034C: 48F5 7210 98F1 A78C 5C65 511E BCF3 BD25  
 0350: 3888 7110 CCF1 A78C 5CE5 7110 CCF3 E40D  
 0354: 5525 611E CCF3 DD15 20E2 6105 8C73 FD28  
 0358: 3CB1 311E CC73 F4F5 4CF5 5210 D8F1 A78D  
 035C: 5CA5 6062 BCF3 AD2D 48EB 5705 F683 E5A3  
 0360: 38B8 7110 CCF1 E485 7119 6375 A072 F38A  
 0364: 4955 7077 CCF3 FA22 38B8 7110 CCF3 E4F7  
 0368: 3875 7149 CCF3 C000 2D20 707E CC73 EC04  
 036C: 7172 6375 A072 F36F 5CA5 611E BCF3 AD24  
 0370: 2157 E310 36F1 AA9D 5C8E 6662 D733 BD2D  
 0374: 38B8 7110 CCF1 E7AC 3888 7110 CCF1 E7A5  
 0378: 5CA5 600E BCF3 BD25 28E5 7110 CCF3 E40D  
 037C: 38E5 7105 CCF3 E40D 70E5 6105 CCF3 E460  
 0380: 7172 6375 A072 F36F 5CA3 E07E BCF3 AC04  
 0384: 21E5 7110 CCF3 E40D 7174 6310 A072 F00C  
 0388: 5CE5 7110 CCF3 E40D 7172 6310 A072 F00C  
 038C: 20E4 8105 8C73 FE18 28E5 7110 CCF3 E40D  
 0390: 0523 711E CC83 DC05 5C73 911E ECF3 BD21  
 0394: 7172 6310 A072 F00C 5CA5 611E BCF3 AD24  
 0398: 28E5 7110 CCF3 E40D 7170 6310 A072 F00D  
 039C: 487B 56D7 FAA3 FEAA 009E F180 C4F3 E408  
 03A0: 2CE3 6210 8483 E40C 7170 6310 A072 F00D  
 03A4: 5C7F 9662 DA63 R02D 4955 7077 AC73 FAAB  
 03A8: 0085 7110 CAF3 E404 2CE3 6210 8483 E40C

84E5 7110 CCF3 E40D  
 38E5 7510 DB83 EB4C  
 38A5 7110 CCF3 E50C  
 39BC 350B DB8C C040  
 4024 7110 CCF3 C000  
 78E5 6109 40F3 E001  
 38E0 0909 A053 81A0  
 34E5 7109 C0F3 DC81  
 38E5 7000 CCF3 E40C  
 0009 8000 033F 0200  
 0000 030E 0100 0000  
 3E00 0000 0000 0008  
 034A 0200 0000 030E  
 84E4 F109 C0F3 DC81  
 18E0 3810 00FA 240C  
 20E5 71C0 CCF3 E40D  
 38F0 1880 20F3 E45C  
 390D F510 C183 A40C  
 3911 3111 CCF4 840C  
 38E0 0909 3292 C008  
 38F5 7510 0182 244D  
 38EC F510 CE33 E40D  
 38E5 7509 CE84 4146  
 38A1 08C4 00F3 D80E  
 5CA3 E07E BCF3 AC04  
 7172 6375 A072 F36F  
 70E2 2375 A073 E461  
 2935 611E CCF3 E804  
 5CAC 271E 9383 AD25  
 7172 6310 A072 F00C  
 70E2 2310 A073 E40D  
 2935 611E CCF3 E804  
 38A0 6110 9CD1 A4FD  
 5C65 711E 0180 BD29  
 7172 6365 A072 F37A  
 70E2 2365 A073 E46C  
 28E5 7110 CCF3 E40D  
 3888 E110 CCF3 E4F7  
 5525 70D2 CCD3 E92C  
 38B8 7110 CCF1 E7AC  
 5CA5 600E BCF3 BD25  
 555F F0D2 CCF3 F91C  
 48EB 5705 8763 E5DA  
 38E5 7149 CCF3 C001  
 70E5 6375 A073 E461  
 38E5 7105 CCF3 F41D  
 3D25 601E CCF3 DC04  
 5CA3 A11E BCF3 AD24  
 5CA5 611E BCF3 F00C  
 7174 6310 A072 F00D  
 00E3 7010 CC83 E40D  
 5525 611E CCF3 DD15  
 38A7 9489 36F4 0000  
 2D03 6210 8483 E40C  
 38A7 E349 36F4 0000  
 008E F180 C4F3 E409  
 4120 707E CCF3 EC05

3A80 382B BCD3 C002  
 38E0 0910 E0F3 E40D  
 38E5 7510 D676 E40D  
 40E8 9759 AD54 OE5C  
 2D03 6110 CCF3 E70D  
 7C25 60C7 8CC3 E36A  
 38E5 7110 CCF7 859D  
 3480 0911 1093 AF7C  
 0600 0000 0200 0000  
 0000 0502 0000 0000  
 0000 0358 0200 0000  
 7411 0000 0000 0003  
 0014 0000 0400 0367  
 9DF3 7110 CCF3 E73D  
 28E5 6109 88F3 C1A1  
 28A8 3045 CD93 E585  
 38AB 8550 C1F2 E40F  
 38E5 7110 BCD7 656D  
 4A04 F11D CCF3 C088  
 2CBA 8710 2DF3 A40D  
 38E5 7509 D1E1 DC01  
 38E5 7509 CE84 4149  
 38B5 7510 C213 E50C  
 38A5 7510 D1B3 E50C  
 3D21 301E CC73 DC05  
 5CA5 611E BCF3 AD24  
 4CA3 E31E 9CF3 F405  
 3C72 251E 9333 F404  
 2121 311E CCCC DC04  
 5CA5 611E BCF3 AD24  
 4CA5 631E 9CF3 F404  
 3C72 251E 9433 F405  
 3D71 3063 CC73 E8FD  
 29E1 611E 0180 BD29  
 5CA5 611E BCF3 AD24  
 4CE3 E311 9CF1 EA8D  
 7170 A375 A072 F38A  
 3888 7110 CCF1 E7AC  
 5C7F 9662 DA63 BD2D  
 3888 7110 CCF3 E7A5  
 5CE5 7110 CCF3 E40D  
 2126 6110 CCF3 E93D  
 488E 9310 DDF3 E4F7  
 2D20 707E CC63 EC05  
 3958 B512 C571 E8FD  
 5C65 7110 CCF3 E40D  
 2125 601E CCF3 E7A5  
 0123 701E CC83 DC05  
 5525 611E CCF3 DD15  
 5CA3 A11E BCF3 AD24  
 5CE5 7110 CCF3 E40D  
 20E4 6105 8C73 FE3F  
 5C73 9112 FCF3 BD2C  
 0085 7110 CAF3 E404  
 5523 B0D2 CCD3 DD2D  
 2D03 6210 8483 E40C  
 5CAE E60E 9A83 BD25

## ADDRESS

03AC:	5CE5 7110 0CF3 E40D	7172 8310 A0D2 F00C	5CA5 811E BCF3 AD24	555F F0D2 CCF3 F91C
03B0:	2128 8112 02F3 E93D	2157 E310 36F1 EA9C	5CBE 8662 DB43 BD2C	48EB 5705 FB83 E6E3
03B4:	008E B1A0 CAF3 E4C4	4888 731D 9CF2 2AD2	0085 7110 C4F3 E409	4888 731D 9CF2 2AD2
03B8:	3875 7149 CCF3 C000	4885 6270 DCF1 E69D	5CB5 600E FCF3 BD25	3948 8510 3BD3 E58D
03BC:	70E4 2305 0F3 E71B	38E1 4105 1C03 E41C	70E2 2221 A073 C1BD	4CE7 A106 ACF4 26F7
03C0:	3C74 111E CCF3 F406	4CAE 239E 9EF3 F407	38C5 7505 C575 2722	40E1 4305 2003 E41D
03C4:	3948 8710 1C83 E5AD	70E4 2310 0F3 E40D	4CAE A31E 9EF3 F407	38C8 3110 CCF5 240D
03C8:	38E1 4105 3C03 E41D	70E2 2223 A073 C1AD	4CE7 A706 BC04 2723	3948 A510 7CD3 E5BC
03CC:	70E4 2305 0F3 E74B	38E1 6105 5CC3 E41C	3948 A510 70D3 E40C	70E2 2306 E0D4 275F
03D0:	3948 A710 5D43 E5AC	70E4 2310 0F3 E40D	4CAE A31E 9EF3 F407	38C8 3110 CCF5 240D
03D4:	38E1 6105 7CC3 E41D	3948 A710 5D43 E40D	70E2 2313 E0D4 240D	4CA5 631E 9EF3 F406
03D8:	3CE4 3110 8CF3 E40C	4CA5 631E 9EF3 F406	40C1 6105 4CC5 241C	5D74 B111 DCF5 E49D
03DC:	24C3 7047 CCF3 F944	1CE2 7000 CCF3 FC0D	5CE4 B110 DCF3 E49D	24A3 7111 CCF5 E49D
03E0:	24C3 7047 CCF3 F944	1CE2 7000 CCF3 FC0D	5D74 B111 DCF5 E49D	24C3 7047 CCF3 F944
03E4:	1CE0 7000 CCF3 FC0C	74EA F4F5 D086 E528	3805 7510 C07D 24CC	38E5 7175 CCF6 4680
03E8:	74EA F510 D163 E40D	3845 7510 C071 E4FD	04E1 3105 CCC3 E41C	00E1 6104 ACC3 E2EE
03EC:	00E1 6105 4C03 E41C	38E1 2105 4C13 E41D	00E1 3104 CCC3 E2EF	38E1 2175 4C73 E461
03F0:	38E3 F105 CCF3 E41D	04E1 6105 4CC3 E41D	04E1 6105 4C13 E41C	38E5 7105 CCC3 E41C
03F4:	38E5 7175 CCF3 E460	38E3 F105 CC73 E41C	38ED B575 C183 E46C	38E5 7510 DF51 A4FC
03F8:	38E5 7105 CC13 E41D	00E1 0304 4A13 E2EF	00E1 0304 4013 E2EE	00E1 0304 4813 E2EF
03FC:	00E1 3105 FC03 E41D	38E5 7110 CCF3 E40C	38E5 7110 CCF3 E40C	



## ADDRESS

0400:	380F	F424	CD F3	D3CE	395A	8110	3C92	E40D	3987	0110	1C97	240D	0415	7108	C2F4	4002
0404:	4CD2	211C	8C73	EDCB	2CA5	611E	8CF3	F407	4CA5	631E	9EF3	F406	4CE5	5305	DEF3	E42F
0408:	380F	F425	CD F3	E7CE	395A	8110	3C92	E40D	3997	0105	1C97	2627	4477	F710	F932	E40C
040C:	002F	311D	EC73	C551	00EC	31F6	CC78	24DF	38E5	7510	D233	FE4D	3CE5	71A0	C901	DC03
0410:	3CE5	7103	CA91	DC03	3CE5	7105	CF6A	644E	80E3	6311	8504	640C	04EB	0711	91A2	FE4D
0414:	3A0A	3447	D431	DC63	3CF5	7110	CA93	E406	3513	6309	C4F4	4004	38E5	7511	D142	FE4C
0418:	3112	7022	CCF0	0142	3915	7513	D303	000C	34EE	F1D0	CEFF	9C0D	34E5	6200	8503	E40D
041C:	391A	348E	D433	E458	8203	7081	CC7A	6C5D	4515	7027	C4F0	0142	38E5	9110	4F00	000D
0420:	40A2	74C0	D223	A40D	38E5	7510	D1C3	E45D	80E5	7105	C890	2507	3CE5	71B0	C501	DC02
0424:	3CE5	7103	C691	DC03	3CE5	7105	CAF4	649F	80E5	E311	8504	640D	08EB	0713	52E2	FE4D
0428:	3A0A	3447	D501	DCB3	3CF5	7110	C693	E40A	3515	E309	C4F4	4005	38E5	7513	D282	FE4D
042C:	4112	7025	CCF0	0142	3915	7511	D4E0	000C	34EE	B1D0	CEFF	9C0C	34E5	6200	8503	E40D
0430:	391A	348E	D503	E459	8205	F081	CC7A	6C5C	80E5	7105	C890	253B	28E8	9110	E4F0	000D
0434:	40A2	74C0	D363	A40C	38E5	7510	D303	E45C	3CE5	7113	C4F1	DC03	34E3	6306	84F4	64F8
0438:	3CE5	7105	D464	640C	28D5	71B5	C891	E4F2	3CE5	7511	D3C2	FE4C	4112	7027	CCF0	01E0
043C:	3A0A	3447	D431	DCFF	3D13	7109	CCFA	4004	3513	6511	9F30	880C	0118	8110	CCF0	440D
0440:	3D15	7113	C890	000D	3D15	7111	C4F0	440C	28D5	71A5	C491	E526	3CE5	7113	C8F1	DC03
0444:	3915	7510	DF30	880D	3915	7512	C1F0	01DC	3D15	F109	CCF4	4005	38E5	7513	D492	FE4C
0448:	34E5	E306	84F4	852F	3A0A	3447	D501	DD33	3D15	7113	C8F0	440D	3515	E513	8F30	880C
044C:	4112	7025	CCF0	0142	3915	7512	DF30	880C	3915	7510	C1F0	01DD	380F	F425	CD F3	E622
0450:	0118	B112	CCF0	440C	3987	0105	1C97	264F	1C10	7108	CCD4	4002	04D5	711C	C294	2C0B
0454:	395A	8110	3C92	E40D	3505	6310	DEF3	E80C	4CB5	631E	DEF3	F406	38E5	7511	D608	240C
0458:	4D32	2112	8C73	F40D	395A	8110	3C92	E40D	3997	0105	1C97	264F	1CE0	7106	CC08	2627
045C:	380F	F425	CD F3	E622	3915	75E2	D713	E54C	38EE	F105	CCF3	E5AA	38E5	7510	D673	E40D
0460:	001F	711D	CD03	C951	38A0	70C7	9CD4	2E0A	3A0A	3427	D850	0202	3CF5	7110	C4F3	E407
0464:	3CF5	7110	C8F3	E406	3A05	7427	D640	0203	3CE5	71A5	C493	E5BB	3CF5	7110	C8F3	E406
0468:	3A33	10C7	DC74	2E0B	3A0A	3427	D850	0202	38F3	1110	DC73	E404	38D0	0C77	9CD4	2E0B
046C:	3CA5	70C7	C494	2E0B	38EE	8105	CCF3	E5E6	38E5	7510	D763	E40D	3CF5	7110	C4F3	E407
0470:	3CA5	7427	D680	0203	3A0A	3425	D850	0203	3CF5	7110	C6F3	E405	38A3	10C7	C794	2E0A
0474:	38A0	70C7	BCD4	2E0B	3CE5	71B5	C893	E5F6	3CF5	7110	C4F3	E404	3CA5	70C7	C694	2E0A
0478:	2A05	7425	D730	0203	38F3	1110	FC73	E406	38D0	70C7	BCD4	2E0A	3A05	7425	D7A0	0202
047C:	3A0A	3425	D850	0203	8105	4110	2CF3	E79D	8105	4110	2CF3	E79D	28E5	4104	6C13	E40C
0480:	30E5	4105	AC23	E7C7	80E5	4110	2CF3	40D0	28E5	4110	6C13	E40C	30E5	4104	AC73	C07E
0484:	30E5	4105	AC23	E7C7	052F	F0D2	C273	FD9D	5D56	7112	CCF3	F93C	541E	6108	ACF4	40D3
0488:	38E1	3105	CCF3	E7C7	0551	F110	C2F3	EC0C	54B3	2110	8C74	280D	5D29	A71E	D9D3	EE55
048C:	28D7	911C	FCF3	EC0A	38E5	7070	CCF3	E68C	38E5	7000	CCF3	E40C	092F	F0D2	C273	FD9D
0490:	5D29	971E	D9D3	DC04	542E	6108	ACF3	C003	28D7	911C	FCF3	EC0A	0951	F110	C273	EC0C
0494:	5D56	7112	CCF3	F93C	5D29	A71E	D9D3	EC0A	5D29	971E	D9D3	DC04	38E5	7070	CCF3	E68C
0498:	54B3	2110	8C74	280D	387F	B462	F48D	F80C	810A	B4D2	C573	F80C	48E5	3305	DC83	E7A5
049C:	38E5	7000	CCF3	E40C	5D26	7112	CCF3	E93C	5D26	7112	CCF3	E93C	540E	6110	AC73	40D3
04A0:	38E8	3110	CCF3	E40C	0071	F112	C2F3	ED3D	0551	F110	CD24	2A9C	392F	F10E	CDB3	EC04
04A4:	2817	A190	ECF3	E402	7520	0B1E	08F3	E804	3CE5	71E3	C673	E93D	5CE5	7105	DCD3	E6DA
04A8:	5412	711D	8C93	C150	34FF	F910	FE91	E7AA	390A	3511	DC64	269C	340E	7027	DC93	C799
04AC:	000A	F510	DB14	840D	40FB	7110	9CA1	E407	38BE	5110	CB03	E7AD	3805	7427	DC83	C798
04B0:	3805	4456	1C80	2703	80F3	5510	DAE1	E7A5	0009	F510	DC54	640C	34FF	F910	FE91	E407
04B4:	340B	7636	BCD0	2702	387F	B462	F48D	F80C	810A	B4D2	C573	F80C	48E5	3305	DC83	E7A5
04B8:	40BB	7710	9CA3	E7AD	340E	7027	DC93	C799	3805	7456	DC80	2703	38FA	5510	DC83	E7A4
04BC:	390E	5111	CB04	269C	3805	4627	1C83	C799	340B	7656	BCC0	2702	80F3	5510	DB21	E407
04C0:	44E5	4110	3CF3	E40D	34A0	7110	CCF0	455C	3975	41F6	3C02	E7C7	34F5	7310	98F3	E404
04C4:	8103	651E	DF13	FC04	38F5	7510	DBC1	E7AA	44A5	6110	ACF0	240D	28E5	4105	4C13	E47D
04C8:	1C7F	FA28	BEF3	C080	38A8	3110	CCF1	E40C	38EF	B0F5	FCD3	F95D	4079	A600	E573	E40D
04CC:	38E5	B0F5	FCD3	F95D	40E9	A600	E573	E40D	555F	F0D2	CCF3	F80C	5D26	7112	CCF3	E93C
04D0:	0000	055E	7193	C79D	38BF	F512	DC83	E93C	0401	F110	CD24	4005	015F	B110	C702	E41D
04D4:	5D29	A71E	DDE3	EC05	0578	F511	DD91	E40C	3CA5	71B0	C690	640D	4478	A667	BD83	FFBF
04D8:	38EA	3511	C1F0	440C	3CE5	7111	C492	FE1C	0515	74C7	FD63	EB6F	80D5	7110	CCF3	E7AC
04DC:	38D5	702D	CCF3	EBD1	38E5	7510	DF33	E7CC	38E8	30F5	CCF3	E55D	555F	F0D2	CCF3	F80C
04E0:	5D26	7112	CCF3	E93C	055E	7193	C2F3	E80D	38BF	F512	DCB3	E93C	0401	F110	CD28	2407

## ADDRESS

04E4	015F B110 C502 EA1C	5D79 A711 DDE1 E40C	0528 F5BE DEA3 FC04	3C75 7067 C6F3 FFBE
04E8	8208 2627 BED3 E8BB	38EA 3511 C1F0 440C	3CE5 7111 C4F2 FE1C	8208 2627 BED3 E8BB
04EC	38E5 75B1 DE70 440D	38E5 7510 DF13 E7CD	38E5 7510 DF13 E7CD	38E5 70F5 FC73 F95D
04F0	3CB8 30D7 C6F3 FD5C	74E0 0B55 06F3 E7CE	28E8 7710 3F63 E40C	74AA F110 CCF3 E40D
04F4	2CA3 B0B0 CCF3 E403	38E5 7510 C073 E4DD	5CE5 6110 8C93 E40D	58E8 6710 A493 E40D
04F8	38D5 7110 C076 E40C	3A80 582B D6D3 C004	38E0 6904 8313 C82F	38E0 6910 28F7 240C
04FC	38EF F910 E439 E84D	74E0 0B04 F573 CAF2	2A80 9110 62F3 E403	38E5 6110 CCF3 EB2C
0500	38E5 7110 CCF3 EADC	38E0 6979 B2F0 FFF9	38E0 5910 F2D3 EB4D	38E0 6904 8D13 CAF2
0504	38E5 7104 CCF6 C8F7	380A 8024 3C98 14E2	3936 8110 1C92 C40D	4CB5 631E DCF3 F404
0508	54D5 4110 8C73 FC0C	4CB5 631E DCF3 F404	3585 5110 CC76 E403	5D29 971E D314 5C04
050C	5D29 971E D314 5C04	54E4 41B0 8CF3 FE3D	38E5 7505 D193 E4A3	380A 8025 3C98 24E3
0510	3956 8110 1C92 C40D	5D29 A71E D314 6C04	54D5 4110 8C73 FC0C	5D29 A71E D314 6C04
0514	D314 6C04 5C04	D314 6C04 5C04	3D28 9719 D3F4	5E4 44A5 8CF3 E48E
0518	04E8 0710 9203 FE3C	38EA 3511 1D2 E3DD	3CA3 7427 D190 00E6	3A05 7110 CCF0 440C
051C	3A05 7510 D380 880D	3A05 7112 CCF3 C0DD	38B5 7112 CCF0 440D	38C5 7512 C1F0 880C
0520	3805 7110 CCF3 A40C	38EA 348E C1F4 2459	3CE3 7081 CCF4 2C5D	4105 4112 4C13 8005
0524	40B5 40C0 8C23 E40C	40E5 4110 2C03 E45D	38A5 74C5 D383 E487	4105 4112 4C13 8005
0528	38EA 3513 F1D2 FE3C	3CA5 F425 D280 006F	3805 7110 CCF3 A40C	08E8 0710 52A3 FE3C
052C	3CE5 F083 CCF4 2C4C	4105 4112 4C13 8005	40B5 40C0 8C23 E40C	38EA 348E C1F4 2448
0530	38A5 74C5 D383 E4AF	48EF F110 CD04 880D	38E8 3179 CCF3 FFF9	40E5 4110 2C03 E44C
0534	24E3 7043 CCF3 EC9D	4575 7111 8CF5 880D	2905 62A7 DCF3 ED45	5CB4 B0DE DCF1 B088
0538	74EA F110 CCF3 E40C	38A3 B0B0 CCF3 E403	38E5 7510 C073 E4DD	719F F8F5 F0F6 E529
053C	28AA 8428 D493 C008	38E5 7104 D0F6 F403	28E9 B725 0DF3 E421	08EE F545 C0B3 E42D
0540	4804 A045 8C98 2517	295F B110 CCF2 C63C	2C0B 2624 9203 D3CF	38EA 3511 F1D2 FE3D
0544	3CA3 7427 D430 008E	355F B110 CCF2 C63D	280B 2624 D2A3 D3CF	38EA 3513 F1D2 FE3C
0548	3CA5 F425 D470 008F	30EC B509 C084 000B	28E8 7745 0083 E42C	410B 7667 20B3 F080
054C	410B 7667 20B3 F080	0C05 3025 CCF8 288E	0049 3508 D537 01FF	0828 9108 2CF8 C1FF
0550	0418 0710 D5B3 E63D	38EA 3511 F590 463C	3CA3 7427 D510 0163	0828 9108 2CF6 C1FF
0554	0C18 0710 5623 E63D	38EA 3513 F570 463C	3CA5 F425 D550 0162	3A05 4107 5C13 C16A
0558	3A05 7510 DAF0 CDEC	3A05 4112 7C13 C0DD	38B5 7512 C1F0 CC0D	3805 7110 CCF3 A5EC
055C	38EA 348E C1F4 2459	3CE3 7081 CCF4 2C5D	410F 4112 4C13 8005	40B0 00G0 8C23 E408
0560	40E5 4110 CC33 E45C	3905 74C7 DAF0 0172	38D5 7110 CCF3 A5EC	38EA 348E C1F4 2448
0564	3CE5 F083 CCF4 2C4C	4105 4112 4C13 8005	40E5 4112 2C03 E44C	40E5 4112 2C03 E44C
0568	38A5 74C5 DAF0 258E	74E0 0AF5 10F6 E528	38A0 0825 0A93 E5F2	28AB 7667 20B3 F080
056C	34E8 7711 2084 26B1	3429 B710 0181 8801	10F5 5110 00F1 6684	2C42 E025 8CF1 E51C
0570	3D09 9710 0473 EABC	3CB9 3511 D7A3 E68C	38F4 0908 0097 01FF	3CB3 6310 84F4 640D
0574	14F2 F110 CCF1 4C0C	1822 D025 4CF2 E51D	3D09 8710 8473 EABC	3CB9 3511 D7B3 E68D
0578	3A05 631D 84F8 0148	14C5 3508 D928 C1FE	10E5 7105 CCD3 E570	08E5 7105 CDD3 E570
057C	39A5 74F5 CDF6 E529	38EA 3511 F9A2 FF3D	3CA3 7427 D850 0267	2C0B 2624 9203 D3CF
0580	38EA 3511 F1D2 FE3D	3CA3 7427 D800 008E	352F B110 CCF2 C63C	280B 2624 D2A3 D3CF
0584	38EA 3513 F1D2 FE3C	3CA5 F425 D840 006F	74E0 0B10 10F6 E40D	38A0 0824 0893 D37F
0588	28E9 86F5 0183 E528	34DB 7667 20B3 F060	34E8 7711 2084 E400	3429 8625 0181 E51C
058C	08F5 4110 80F3 E63D	2CE2 E119 8CF1 800D	3D09 8710 8474 2ABD	3D93 5310 84F4 640D
0590	3D09 3511 D7B3 E68D	54F4 4108 CC56 C1FE	44F8 2110 ECF2 C63D	38BC 31A5 CCF3 E65E
0594	2C0B 1625 55B8 289E	38EA 3511 F9A2 FF3D	3CA3 7427 D950 0267	38EA 3513 F9A2 FF3C
0598	3CA5 F425 D970 0266	7600 0B05 0E70 EC22	3A05 7112 CCF3 C0DD	28E9 7112 CCF0 440C
059C	38C5 7512 C1F0 CC0C	74E0 0B10 10F6 E40D	38A0 0824 0893 D33B	28E9 86F5 0183 E528
05A0	34DB 7667 20B3 F060	34E8 7711 2084 26B1	34E9 B719 0181 8000	0CF7 0110 CCF3 E63D
05A4	2C32 1025 8CD1 E51C	3D09 8710 C473 EABD	3CB9 3511 DAE3 E63D	3D93 5310 84F4 640D
05A8	3CF4 C109 8C56 C1FF	4558 A310 C0F2 6C1C	2C0B 1625 5588 268E	38EA 3511 F1D2 FE1C
05AC	3747 7427 0A90 0277	7600 0B05 0E70 8AC2	0CE5 7105 CDD3 E571	74E0 0B0C CCF3 E40C
05B0	2A0B 7710 3B60 400D	74AA B310 8693 40DD	2CA3 B0B0 8313 C82F	38E5 7112 CCF0 440C
05B4	38E8 7110 CCF3 E40D	38E5 7510 C073 E40D	5CE5 6110 8C93 E40C	58E8 6710 A493 E40D
05B8	38D5 7510 C075 E4AC	6140 8B10 00D1 E40C	28AB 30C0 CCF3 E40C	70E4 1210 E0F3 E40D
05BC	4CA5 631E 9EF3 F406	60C5 7305 80B5 241D	6140 8B10 00D3 E40D	70A2 22C0 E073 E40D
05C0	4CE7 A010 ACF3 E40D	3C74 111E CCF3 F406	4CA5 631E 9EF3 F406	60C5 7305 80B5 241D
05C4	6140 8B10 00D1 E40C	28A8 8020 CCF3 E40C	70E4 1210 E0F3 E40C	4CA5 631E 9EF3 F406

## ADDRESS

05C8:	60C5	7305	80B5	241D	6140	8B10	00D3	E40D	70A2	2220	E0D3	E40C	4CE7	A010	ACF3	E40D
05CC:	3C74	151E	DC23	F407	6141	0B05	00D1	E6EB	6141	0B05	00D3	E6FE	6141	0B05	00D1	E718
05D0:	6141	0B05	00D3	E72B	000A	E230	94F3	E4CC	70E4	3305	60F3	E41D	4CA5	631E	9CF3	F406
05D4:	38C5	7105	CCF5	241D	7002	2230	A073	E4CC	4CE7	A105	ACF3	E41C	3C74	111E	CCF3	F406
05D8:	4CA5	239E	9EF3	F407	38C5	7505	C575	241D	0008	E280	94F3	E4CC	70E4	3305	60F3	E41D
05DC:	4CA5	631E	9EF3	F406	38C5	7105	CCF5	241D	7002	2280	A073	E4CC	4CE7	A105	ACF3	E41C
05E0:	3C74	111E	CCF3	F406	4CAE	239E	9EF3	F407	38C5	7505	C575	241D	70E5	6349	A074	0000
05E4:	2C05	6110	4C93	E0DD	40A5	40D2	4CF3	EFBC	34EB	6103	BCF3	E79C	38E8	7010	CCF3	E40C
05E8:	1CE4	3510	DF13	E79D	70E2	2349	A074	0000	2C05	6110	4C93	E0DD	40A5	40D2	4CF3	EFBC
05EC:	34EB	6103	BCF3	E79C	38E8	7010	CCF3	E40C	4C75	531E	DEF3	F406	3CE4	1510	DF13	E79D
05F0:	70E5	23E5	ACF3	E41D	4CA5	631E	9EF3	F406	38C5	7105	CCF5	241D	70E2	23E5	ACF3	E41C
05F4:	28A5	611E	CCF3	F407	38D4	211E	8CF3	DC07	4CA5	631E	9EF3	F406	38C5	7105	CCF5	241D
05F8:	5CE5	7110	CCF3	E40D	7172	6310	A073	F0DD	5CA5	611E	BCF3	AD24	4D25	611E	CCF3	DD15
05FC:	20E4	2105	8CF3	E7C7	60E2	0B09	00D3	D000	34B0	0810	20F3	E50D	34A0	2AC5	00F3	E569
0600:	34A2	0AC4	00F3	DF13	38A0	C824	00F3	CC6E	38A5	7510	8823	E50C	38E5	7109	CCF3	8036
0604:	38E0	1800	60B3	E40C	7174	2310	A072	F0DD	54A0	411E	8CD3	F407	5CA5	611E	BCF3	BD25
0608:	0407	F149	CCF1	C000	4C8E	D3A0	DE73	E0DD	1CB7	A112	ECF3	DD3C	48EE	3309	9CF3	C007
060C:	5094	3467	D193	ED5C	3935	7105	CCF5	1C1D	7174	2310	A072	F0DD	5412	4110	8CD3	E54D
0610:	5CA5	611E	BCF3	BD25	3870	091E	0BF3	F406	4895	7267	9CF3	E95D	2003	4149	4CF1	C001
0614:	4CA5	53A0	DEF2	E0DD	20B9	4102	4C83	DD3C	3876	7112	CCF3	FD3C	4CEE	3190	8CF3	E40C
0618:	50A4	3105	CCF5	241C	38E3	8510	C063	E40C	70E4	2349	A074	0000	04A7	F11E	CCF3	F407
061C:	410E	E1A0	4CF3	C00D	2CA7	A112	ACF3	ED3C	4D4E	1390	DEF4	240D	5074	3105	CCF5	241D
0620:	3905	7510	C063	24DC	7014	2310	A0D3	E54D	04A9	611E	4CC3	F407	2806	7549	D261	0000
0624:	4CAE	F3A0	9E73	E0CC	1CB7	A112	ECF3	DD3C	393E	7180	CCF5	1C0C	38A8	7110	CCF5	270C
0628:	38E5	7510	C063	E4DC	000B	344E	D2C3	E408	28B9	3111	CCF3	E40D	00A5	6105	FC03	E4C6
062C:	38E0	0810	20C3	E79C	3805	6025	4C93	E4CA	3805	704E	CCF3	E408	28B5	704D	DCF3	E401
0630:	28B5	6110	4CC3	E40D	38C8	7110	CCF0	279C	34E0	0810	20C3	E79C	70E5	6110	CCF3	E58D
0634:	38A5	7108	CCF3	C01F	38B5	710B	CCF3	805E	38EE	3110	CCF3	E40C	3888	301D	CCF3	C395
0638:	70E5	6105	CCF3	E4D2	3885	7113	CCF3	E40C	38B5	7010	CCF0	0005	70E5	6105	CCF3	E4D2
063C:	38A5	6109	CCF0	0003	70E5	6105	CCF3	E4D2	3885	7010	CCF0	0000	70E5	7109	CCF4	00E1
0640:	28A5	6199	80F3	8041	6189	6179	80F4	7FE0	7489	E579	9461	FFFF	0105	702F	CCF3	E800
0644:	2915	7220	F4F3	EC0C	30E1	1210	C803	E40D	00E5	702E	CEFF	E008	2915	7220	F4F3	EC0C
0648:	30E1	1210	C803	E40D	70E5	7110	CCF3	E40D	28A5	6108	80F3	C01E	28B5	6109	80F3	804D
064C:	70E9	2110	8AF3	E40D	288C	3179	4CF3	FFFF	2CA5	7508	D533	4E01	2805	709F	FCF3	E821
0650:	28B5	729C	F6F3	E42E	30C5	4310	48F3	E4CD	38B8	711D	CCF0	6B92	2805	7110	CEFF	E40E
0654:	28B5	769F	D503	E821	70E1	3375	E073	E4B1	38E3	F105	CCF3	E41D	70E6	F305	E0C3	E41D
0658:	70E1	4305	2003	E41D	7405	7110	C843	E54D	28E5	706F	CA73	E7E7	38B5	728C	FAF3	C055
065C:	38B5	7110	CCF3	E40C	3875	711D	86D3	EC0E	2CB5	706F	CA73	FF01	28E1	721D	8403	E0D1
0660:	38B5	74C5	C073	E591	70E8	3510	C683	E40C	38E5	70AE	CCF4	0009	3805	7102	CCF4	254D
0664:	3905	70FF	CCD3	E407	70E5	628C	BCF3	EC54	38E5	6110	8CF3	EC0D	38D5	701D	CCF0	279C
0668:	70E9	4311	2093	E4CD	38B5	751D	C073	C392	34E1	3010	CCF3	E40D	70E1	2305	60C3	E419
066C:	70E1	0305	0403	E419	70E1	0305	0003	E418	70E1	0305	0803	E419	00E1	4304	8013	E2EE
0670:	04E7	F0E7	CC93	E716	38B5	728C	FAF3	C055	38B7	C110	CCF3	E4B6	0405	711D	CCF3	EC07
0674:	38E1	311D	80C3	EC0B	2CA8	B51C	C843	E800	38E5	7010	CCF0	E7E8	04B0	80C0	CD03	E54C
0678:	0415	7105	EC13	E5A0	2C07	331D	00F1	400C	3815	74FF	D8C3	E7E6	00E1	7105	8403	E0D1
067C:	00E9	4111	6C93	E4DD	38B5	751D	C073	C793	34E1	3010	CCF3	E40D	0401	431C	ECF0	88D1
0680:	28B5	7010	CC33	E78D	00E7	F0E7	CC93	E7E7	38B5	728C	FAF3	C454	38B7	C110	4CF3	E40D
0684:	3815	711D	8C03	EC07	3805	711D	CCF0	6C0E	2C05	751C	CF53	C3C0	0807	F042	CC03	E4B8
0688:	08B7	C225	00F1	E5A0	40A5	731C	E014	2401	1CEB	631C	BCF3	E604	38E5	64E7	9913	EF6E
068C:	1CE5	628C	BCF3	EC54	80DA	E11D	82D2	EF6A	80DA	A22E	80F0	879C	00B5	7045	EC03	FD90
0690:	38E5	7010	CCF3	E40D	40E5	7110	CCD3	E40D	38AC	3110	CCF3	E7F7	3908	7110	DCF3	E78D
0694:	28B5	7010	CC13	E78C	0409	411C	ECF4	08E1	38AC	3110	CCF3	E79C	74E8	7510	DA43	E40D
0698:	28E1	0210	C4F3	E40C	38ED	3525	C083	E42D	34DB	3426	0083	F02C	74E8	7510	DA43	E40D
069C:	0C17	F0A0	CCF3	E40D	040A	B112	CCF0	253D	0431	B11D	EC13	C540	0C25	731C	ECF3	E401
06A0:	2CA5	7110	CC92	E40C	38E5	71E7	CCF3	E7E7	28B5	428C	7AF3	C055	28B5	7110	CCF3	F40C
06A4:	38BA	B02D	8CF3	EDD3	38E6	3100	8CF3	FFD0	28B1	338C	E033	E401	28B5	7010	CCF0	A78C
06A8:	38E6	F42D	DA53	E803	38E5	7505	DA73	E697	0418	8310	04F3	E54D	3835	7510	C683	E54D

## ADDRESS

06AC:	0405 731C E0F0 2401	2835 711D CC13 C541	0C25 731C E0D2 E401	38E5 71FF CCF3 E7E6
06B0:	0405 628C BCF3 EC55	38E1 F11C 8290 2C00	34E7 8310 E023 FC0C	2CB1 822D E033 EB62
06B4:	3487 C24D C0F3 E801	0CE1 3100 CCF3 E40C	00E7 B310 E003 E7FC	3421 8210 E013 E78C
06B8:	38E1 6105 5CC3 E41C	38E1 6105 7CC3 E41D	38E1 4105 1C03 E41C	38E1 4105 3C03 E41D
06BC:	38E1 4105 5C13 E41C	38E1 4105 7C13 E41D	3803 B062 CCF3 C7BC	38E3 B513 C073 E79C
06C0:	0001 026D 6013 C40C	38E3 B100 CCF3 E7CD	38E8 7110 CCF3 E7DC	00E5 70EF CC93 E7C6
06C4:	38B5 728C FAF3 C454	38B5 7020 CCF0 679C	38E5 7110 8C03 E7DC	38E5 7010 CCF3 EB8C
06C8:	00EB 3510 D873 E40D	0408 30D7 CCD3 CB3A	38E6 71FF CCF3 CBF6	00E5 628C BCF3 EC55
06CC:	38E1 E110 8213 E4CC	34E1 3010 CC23 E40C	0818 74FF DCB3 E7E6	38E5 7509 CE84 4149
06D0:	38F5 5110 CC97 E40D	38E0 0909 2873 8061	38D6 8910 26F3 E50D	3885 7110 CCF2 280D
06D4:	68E2 0AA5 0CF3 EF62	38E5 60C0 8CF3 E80C	3B45 6111 8CFD 240C	39F5 6106 8CF7 E748
06D8:	1CA0 F0C0 DCF3 E40D	3B45 7511 DE4D 240C	38E5 7509 CE84 401E	39F2 D048 FCFF E782
06DC:	60FA B110 C0F1 EC0C	BCF9 F512 DE1F E58D	BCE1 F109 CDF3 C00F	3CB3 5110 CCF3 E50D
06E0:	60E2 0805 00F3 E608	28E6 B139 CCD3 FEFF	BCE6 6349 C9F4 1802	38E3 7510 C9E3 E40C
06E4:	38E8 3110 CCF3 E40C	38E5 7110 CCF3 E40C	38E5 7110 CCF3 E40C	

## ADDRESS

0700: 7578 F4F5 D082 F128 38ED F510 C186 E40D 39A0 F0C0 4CF3 E40D 5CA3 E072 BCF3 BC0C  
 0704: 38F5 7010 CCF1 E79D 3885 7010 CCF1 E79C 38EC 8510 C086 E52C 39A4 E0C0 4CF3 E40C  
 0708: 5CA3 A112 BCF3 BD2C 00E3 7010 CC83 E40D 74EA F109 C2F4 0007 38E5 74F5 D1A3 E528  
 070C: 7508 F512 D133 F13C 3815 7108 CCF6 C1FE 5CB5 7175 OC72 E461 5CB5 7175 OC72 E461 01A0 F0C2 CCF3 EC0C  
 0710: 5CA3 E072 BCF3 9C0D 38F5 7010 CCF1 E79D 3885 7010 CCF1 E79C 3825 7108 CCF6 C1FE  
 0714: 0484 F595 D182 E420 04AA F108 CCF6 C1FF 5DA5 70C2 CCF3 EC0D 5C13 8072 7CF3 A80D  
 0718: 0718 7010 CCF3 E40D 00E5 D10 CC83 E40D 74E8 F5F9 D254 4004 391D B508 C1B6 C1FE  
 0720: 0002 F111 CCF3 68BD 3815 7108 CCF3 C1FE 39A3 F027 CCF3 EC87 3878 7110 CC73 F0D0  
 0724: 38F8 711D CCF1 AF8B 5C03 C112 3CF3 A12C 5C05 4113 2CF3 A12D 20E1 3110 CC73 E40D  
 0728: 3888 7110 CCF1 A78C 411B 76D7 0083 F02C 09A4 F110 CCF3 E4DD 0CB0 1B10 FEF3 E40C  
 0730: 2CAB 2710 B2B6 E40D 04E3 7110 CCF3 E40C 0173 7010 CCF3 F00D 5C25 4112 BCF3 AD2D  
 0734: 04E3 7110 CC83 E00C 5C25 4113 CCF3 A12D 00E3 7010 CC83 E40D 28E5 7110 CCF3 E40D  
 0738: 7172 6310 A073 F00D 5CA5 611E BCF3 AD24 3925 711E DCF3 DC05 20E1 6110 8CF3 E40D  
 0740: 28E3 7010 CC83 E40D 5CE5 7110 CCF3 E40D 7172 6310 A073 F00D 5CA5 611E BCF3 AD24  
 0744: 5525 611E CCF3 DD15 20E2 6105 8C73 FCF2 28E5 7110 CCF3 E40D 7172 6310 A072 F00C  
 0748: 5CA5 611E BCF3 AD24 3925 771E D333 DC05 5CE5 7110 CCF3 E40D 28E5 7110 CCF3 FCF2  
 0750: 7172 6310 A073 F18D 5CA5 611E BCF3 AD24 48E5 5310 DCF3 E40C 20E1 4305 2003 E41D  
 0754: 20E2 6105 8C73 FD17 70E2 2310 A073 F40C 5CA5 631E 9E3F F406 5525 611E CCF3 DD15  
 0758: 70E2 2310 A073 E40D 2935 611E CCF3 E807 3C72 251E 94E3 F407 3CE1 4010 CC03 F40D  
 0760: 7172 6310 A073 F1AC 5CA5 671E 9463 AD24 5CE5 7110 CCF3 E40D 7172 6310 A072 F1AD  
 0764: 5CA5 611E BCF3 AD24 5525 611E CCF3 DD15 20E2 6105 8C73 F5D6 70E2 2310 A073 E40D  
 0768: 4CA5 631E 9E3F F406 3CE1 4010 2C03 E40C 70E2 2310 A073 E40D 2935 611E CCF3 E807  
 0770: 3C72 251E 95C3 F407 5CE5 7110 CCF3 E40D 7172 6310 A072 F00C 5CA5 611E BCF3 AD24  
 0774: 48E5 5305 DCF3 E5B2 28E5 7110 CCF3 E40D 70E2 2309 A073 801F 4CA5 631E 9E3F F406  
 0778: 5525 611E CCF3 DD15 28E7 F0E7 CC93 E7E7 38B5 728C FAF3 C055 38B7 C394 10F3 D9D3  
 0780: 20E5 711D CC73 E40D 70E2 2310 A073 E40D 2935 611E CCF3 E807 3C72 251E 96B3 F406  
 0784: 1C05 711D CCF3 EC07 7172 6310 A073 F00D 5CA5 611E BCF3 AD24 3925 711E CCF3 DCC4  
 0788: 28E5 7110 CCF3 E40C 3888 711D CCF3 C393 20E1 0010 2CF3 E40C 5CE5 7110 CCF3 E40D  
 0790: 20E9 4111 2CF3 E40C 5CA5 611E BCF3 AD24 5525 611E CCF3 DD15 20E2 6105 8C73 FDB8  
 0794: 7172 6310 A072 F00C 4CA5 631E 9E3F F406 2CE9 4111 2CF3 E40D 3888 711D CCF3 C393  
 0798: 70E2 2310 A073 E40D 70E2 2310 A073 E40D 2935 611E CCF3 E807 3C72 251E 9813 F407  
 0800: 3CE1 0010 2CF3 E40D 5CE4 B109 DCF0 014C 2083 7110 CCF3 E44D 2D73 7109 CCF5 C005  
 0804: 38EC F509 CE33 8144 38E0 1909 4A03 8145 38E5 7110 CC82 240D 3895 70C7 CCF3 C23B  
 0808: 3895 7007 CCF3 C22A 38E4 0904 01C6 4B53 38E2 4109 04F3 8060 38E5 7311 B4D2 200C  
 0812: 38E5 7104 CCF3 F527 80E5 7110 C1C3 C109 38F6 7444 C363 CC8E 38E5 7104 CDF6 80CA  
 0816: 3CA0 7110 DCF4 240C 28F1 1E09 CCF3 E7C0 38E0 4908 0174 4131 3CE2 70C0 CCF3 E10C  
 0820: 38E0 9910 CCF3 EA7C 2919 3509 D9F4 4101 38E5 7104 CCF3 EC83 3910 08C7 CCF3 DE72  
 0824: 44E6 7104 CCF7 4C0E 38E6 3149 CCF4 1203 3CE1 F110 DCF3 E40C 38E3 6110 8CF3 E5DC  
 0828: 68E8 1310 C8F3 E90C 38EC F510 CE36 E5CC 38E0 6909 A6F3 801C 28E4 F109 CC02 F800  
 0832: 68E8 1310 C8F3 E90C 00E2 F110 CCF3 FE7D 3805 7110 CCF4 240C 3CE5 7109 CCF3 C0E1  
 0836: 38E6 B105 C0D3 E679 38E5 7109 CCF4 5000 2CEB 342F DB13 E407 44D2 E280 C4F3 EC5C  
 0840: 38E3 7110 CCF3 E73C 3CE5 7109 CCF3 C1E0 38B5 7110 CC73 E50C 38EF F939 D602 C001  
 0844: 2088 F510 DC33 E50D 3CE5 7510 DD43 E40D 38E0 0D04 CCF3 EC83 3910 08C7 CCF3 DE72  
 0848: 38E5 7104 CCF3 CC14 387F F8C7 D803 EA03 3905 7110 CCF3 E73C 3915 7110 CCF3 E6DD  
 0852: 1CE5 7104 CCF3 CC14 3905 7110 CCF3 E73C 3985 7111 CCF6 E40C 30D5 7110 CCF3 E63C  
 0856: 38E0 4959 0064 5554 3905 7110 CCF3 E63D 38E5 7510 DC23 E40D 38E8 3510 DB13 E63D  
 0860: 39B5 7111 CCF6 E40C 3CE5 7104 CCF3 C82B 60C0 3105 C0F3 E75C 38E5 6110 8C93 E40C  
 0864: 38E5 7110 DC93 E40D 2CA4 E068 CCF3 C012 38E5 7509 DF43 C401 38E5 7509 DF43 C401  
 0868: 6CE5 7109 C693 CF95 38A8 3110 CCF3 E50C 38E5 7510 DD43 E40C 38E6 F509 DE03 81CB  
 0872: 38E0 1909 00F3 8185 38E5 7511 DE94 E40D 38E6 F509 DE03 81CB 38E6 7509 DF13 81CA  
 0876: 38E5 7510 DD83 E40D 38E5 7511 DE94 E40D 38E6 F509 DE03 81CA 28E5 7110 CA93 E40D  
 0880: 38E6 B509 DE03 81CA 38E5 7510 8222 640C 6CE0 1B10 FEF3 640D 20E1 6110 8CF3 E40D  
 0884: 38E5 7110 CCF3 E50D 34B5 6305 8483 A7CE 6CE0 1B10 FE93 640D 20E1 6110 8CF3 E40D  
 0888: 20E0 1B09 FEF3 C030 20E5 7110 CCF3 640D 38A0 0910 30F2 240C 38A5 7105 CCF3 A7CE  
 0892: 34B5 6305 8483 A7CE 20E5 7110 CCF3 640D 208E E110 8CF6 E44D 6CA5 71B0 C473 E73C  
 0896: 6CE5 7109 CA73 81C8

## ADDRESS

07E4: 3885 7100 CCF3 E08D  
 07E8: 38E5 7105 8C83 E609  
 07EC: 38E5 7109 CC83 81CA  
 07F0: 38E6 7105 9C03 E4AC  
 07F4: 68E5 6310 C8F3 E40D  
 07F8: 00E3 B109 C6F3 81CA  
 07FC: 38E3 B111 CCF2 245C  
 0800: 0017 F0CD CCF3 C002  
 0804: 40E5 7110 CAD2 4A0C  
 0808: 309E F11C CCF3 E40A  
 080C: 00E7 F175 CCF3 E4E1  
 0810: 28B9 F11E C6F4 6588  
 0814: 4001 E010 8C03 E79C  
 0818: 0A05 401C CCF3 C800  
 081C: 0011 F0CD CCF3 E40D  
 0820: 3AC0 0B05 7E74 24CE  
 0824: 38E5 7105 C8D3 E0DF  
 0828: 8406 31E4 AC94 6031  
 082C: 38B9 E31C 88F4 6426  
 0830: 2C08 83ED 04F3 EB93  
 0834: 2A00 7C49 8113 D800  
 0838: 0A01 3110 CC33 4ADC  
 083C: 282F FA2D 8093 EBE3  
 0840: 0CA5 730A 48F2 C080  
 0844: 28B6 3510 D2B3 E44D  
 0848: 38E5 750A D384 4080  
 084C: 2820 0D6F 80F3 E408  
 0850: 2CD6 3105 CCF3 E4AF  
 0854: 04E8 8349 04F3 C001  
 0858: 2CEB 6579 9742 EE00  
 085C: 2805 709E CCF3 E429  
 0860: 28B5 751C D6E3 EFC1  
 0864: 28B0 0D13 80F3 640C  
 0868: 28E5 751C D8E3 EFC1  
 086C: 30C5 731C C090 7E11  
 0870: 38E8 7110 CCF3 E7DC  
 0874: 38E1 7110 CCF0 2A0D  
 0878: 38B8 211C BCF3 E409  
 087C: 38B8 211C BCF3 E40A  
 0880: 38B8 2110 BCF3 E40D  
 0884: 38B8 2110 BCF3 4A03  
 0888: 38B8 211C BCF3 E40C  
 088C: 38B8 211C BCF3 E40F  
 0890: 0A05 708E CCF3 E45E  
 0894: 38A5 7108 CCF3 807E  
 0898: 70E8 2510 19C3 E40D  
 089C: 30C1 3105 CC13 E6B3  
 08A0: 28B5 708C C2F3 E451  
 08A4: 0A05 708E CCF3 E458  
 08A8: 38A5 7108 CCF3 807E  
 08AC: 38B8 7110 CCF0 278C  
 08B0: 30C1 3110 CC33 4A0C  
 08B4: 28B10 7805 88F3 E40C  
 08B8: 0C28 308E CCF3 E458  
 08BC: 00E5 7125 CCF3 E420  
 08C0: 00E5 7125 CCF3 E420  
 08C4: 38ED 3525 C083 E42D

2075 7100 DC83 E8DD  
 34EA B509 DF33 8030  
 38E5 7110 CCF3 E40C  
 38E5 7149 CCD4 1E03  
 38A5 7024 CCF3 C6E6  
 2948 3511 DFC5 270D  
 0A06 F110 CC82 2A05  
 28E5 7105 C93 E42F  
 3905 7110 8AF3 E407  
 3106 231C F2F0 2A02  
 380E F025 CCD3 E458  
 28B9 F31C F8F4 6427  
 0005 7712 F103 E40A  
 2831 304D CCF3 E00B  
 2C07 A11C 94F8 678D  
 2A00 0D10 8113 6400  
 2C77 B30A EOF2 C080  
 2CE8 A300 84F3 CD4C  
 749E B31C 5493 E48A  
 38E5 7410 C673 E40D  
 38D5 74CD D243 C853  
 38B8 7110 CCF0 A78D  
 451F FACD 80F3 C002  
 00A5 711D CC91 E002  
 0C11 F0CD CC73 E76C  
 3871 7178 CCD3 FF80  
 4A05 628C BCF3 EC54  
 38E5 7110 CCF3 E48D  
 3815 751D D0B3 EF91  
 04D7 F0A9 CCF3 EA01  
 28B5 729C FAF3 E427  
 04EA 8579 5742 EE00  
 2805 709E CCF3 E429  
 3895 7065 CD4A 3D0C  
 28B5 711C CCF3 EFC0  
 350E 82C5 04F3 E590  
 38E8 7110 CCF0 640C  
 38C8 7110 CCF0 279C  
 38C8 7110 CCF0 279C  
 38E8 7111 CCF0 279C  
 38C8 7110 CCF0 279C  
 38C8 7110 CCF0 279C  
 38C8 7110 CCF0 279C  
 28B5 728C F8F3 E453  
 0A05 708E CCF3 E458  
 38A5 7108 CCF3 807E  
 70E8 2510 1A13 E40C  
 30C1 3105 CC13 E6B3  
 28B5 728C F4F3 E453  
 0A05 708E CCF3 E458  
 38E5 7110 CC93 E40C  
 38B5 7110 8CF0 A78D  
 28B10 7805 88F3 E40C  
 3805 7510 C070 64CC  
 28E5 B104 CCF3 F526  
 38A5 7020 CCF3 E4CC  
 34E9 3709 2081 D804

38F5 711D CCF3 DED2  
 6CE6 B149 CD4A 1403  
 20E5 7149 CD04 1E03  
 3885 7425 8823 E4AD  
 38E5 7510 8823 E40C  
 38E3 B110 CC82 2A0C  
 38E5 7109 CCF3 8039  
 0A05 731C C0F4 24C1  
 38B9 F11E C6F4 8809  
 4401 E010 8C13 E78D  
 38E5 7529 D154 0701  
 309E B11C CCF3 E4FB  
 38E1 3510 C071 E4FD  
 38E5 7100 CCF3 E38D  
 0478 89F4 807A 8080  
 4600 A40B F7F3 D801  
 2CE1 829E EOF3 E008  
 3515 751D D363 C548  
 2D16 731C 72F0 64B3  
 3915 7445 C673 E598  
 38E1 3510 D390 E40D  
 3815 7549 D1C0 4000  
 0407 C305 CCF3 E8DB  
 38E5 715F CCF3 E407  
 2C0F FA25 8093 E546  
 04D7 C312 C0F3 EC0D  
 4A07 A11C ACF3 EC40  
 0C11 3110 CCF3 E48C  
 2C08 7110 CC13 7FC  
 04B0 0B05 7E93 6DA7  
 30C5 731C F2F3 E403  
 0A47 F0A9 CCF3 EA00  
 28B5 729C FAF3 E427  
 2A00 CC9E CCF3 E428  
 8A08 B110 CCF0 678D  
 38A5 74C5 E843 E591  
 70E8 2509 1793 C07F  
 70E8 2509 17D3 C07E  
 70E8 2508 1813 C07E  
 70E8 2508 1853 C07F  
 70E8 2509 1893 C07F  
 70E8 2509 18D3 C07E  
 70E8 2510 1923 E40C  
 30C1 3105 CC13 E6B3  
 28B5 728C FAF3 E452  
 0A05 7108 CCF3 E458  
 38A5 7108 CCF3 807E  
 70E8 2510 1A63 E40D  
 30C1 3105 CC13 E6B3  
 28B5 728C F6F3 E452  
 7005 6510 5872 E40C  
 38A5 7110 CCF0 678D  
 0A05 7108 CCF3 E458  
 38E5 7510 C073 E40D  
 00E5 7125 CCF3 F526  
 38E5 7109 CCF3 8035  
 38ED F510 C183 E79D

38E5 7109 CCF3 8030  
 38E8 7105 CC83 E4AC  
 38E5 7110 CC82 240C  
 38E5 7109 CC83 C401  
 38ED 3525 C083 E42D  
 38E5 7509 DFF3 803C  
 38E5 7105 CC83 E41D  
 04E1 3128 CCF4 4F0D  
 28B9 F31C 8F84 2426  
 38E1 3010 CCF3 E40D  
 0005 7110 CCF3 E40A  
 3116 631C F2F1 E403  
 7411 02AD C4F3 CCE1  
 0C25 470C 7193 C000  
 0478 89F4 807A 8080  
 0915 70CD CC03 C053  
 38E5 629C BAF3 EC27  
 30C9 F11E CCF4 6448  
 4101 E11C 8C14 695C  
 4600 0812 7EF3 65E0  
 383E 3110 CCF3 E79D  
 0C11 F110 CCF4 676D  
 04B0 0869 7EF4 0080  
 28B5 528C FAF3 C854  
 0818 9308 CAF2 C07F  
 0C80 0819 7EF4 3F80  
 38E1 F110 C0D3 FC04  
 3815 7510 C693 E78C  
 04E5 7149 C093 C101  
 28B0 0D13 80F3 640C  
 28B5 731C E090 27E0  
 04B0 0B05 7E93 6DA7  
 28B5 731C E090 27E0  
 28B5 709C CCF3 E420  
 3808 7110 CCF3 E78D  
 38A8 7110 CCF0 67CE  
 2C0B 231E 88F3 E409  
 2C0B 231E 88F3 E409  
 2C0B 231E 88F3 E409  
 2C0B 231E 88F3 E409  
 2C0B 231E 88F3 E409  
 2C0B 231E 88F3 E409  
 2C0B 231E 88F3 E409  
 38A5 7108 CCF3 807E  
 70E8 2510 1973 E40C  
 30C1 3105 CC13 E6B3  
 28B5 708C CCF3 E458  
 0A05 708E CCF3 E458  
 38A5 7108 CCF3 807E  
 70E8 2510 1AB3 E40C  
 30C1 3105 CC13 E6B3  
 28B5 728C F8F3 E458  
 38E8 7110 CCF0 3F8C  
 0A05 708E CCF3 E458  
 38E5 7510 C073 E4CC  
 28E3 B104 CCF3 F526  
 38E5 7104 CC83 F526  
 38E0 182F 2063 DE76

## ADDRESS

08C8:	38F1 088D 0497 0858	3810 0910 7073 E74D	38EB B579 C1F3 FFFD	0008 F51D DCD3 E274
08CC:	38E5 7510 DCF3 E4DD	38EB B426 DCF1 DF33	38D1 3710 DCD3 E87C	3860 8910 00F3 E50D
08D0:	38F1 311D CCF3 EA79	38C5 7110 CCF0 64CC	38F5 7104 CCF0 B527	38E0 0904 0673 FC52
08D4:	38E0 0910 1036 E5CC	00E0 3804 0047 4C0E	28E9 3510 DF92 E5DD	38E1 8910 04F3 E40D
08D8:	38E5 702F CCF3 EA77	38E5 7080 CCF3 E45D	38EB B510 C1F3 E40D	10E5 5304 3843 EC83
08DC:	1834 0810 00F3 E6BC	28E5 3509 DF92 E000	0CF0 F110 DCF6 E40C	10E0 0910 30F3 E40C
08E0:	38F5 7110 CCF0 E80D	2CB2 F111 CCF3 E6BD	38E3 7113 CCF3 E79C	3CE5 7179 CCD1 A010
08E4:	38A5 7044 CCF3 F528	00FA B510 DED1 640C	0CE0 0910 CCF3 E6DD	28A2 F111 CCF3 E8BD
08E8:	3851 3110 CCF0 A40C	38F3 7110 CCF0 240D	3CB5 7148 CC13 C00E	0CB4 F110 CCF3 E6DD
08EC:	38E3 7104 8CF3 F526	38E1 8910 04F3 E40D	38E5 702F CCF3 EA77	38E5 7080 CCF3 E45D
08F0:	38EB B510 DF73 E40C	38E5 7104 CCF3 EC83	0CE0 0910 0EF3 E40C	38A1 3110 CCF3 E6BD
08F4:	0CE4 F149 CCF3 C001	38F0 091D FEF3 EED3	00E3 6304 88F3 F526	0CE4 F110 CCF3 E40D
08F8:	38E3 7105 8CF3 E47D	A4E5 7110 CCF0 640D	38A5 70A0 CC23 E7BD	38E5 7113 CC00 240C
08FC:	38E5 7104 CCF3 F527	38E5 7110 CCF3 E40C	38E5 7110 CCF3 E40C	

## ADDRESS

0900: 3915 70C5 C7F4 693F 80A5 7598 D931 DFFE 38B5 7710 D691 E72D B380 0904 C093 E97A  
 0904: 8380 0905 C093 E9F7 3BA8 0905 0323 E62F 38A8 0905 0528 25CA B380 0904 E093 E978  
 0908: 8380 0904 E093 E9F6 B0E0 0905 7E93 E612 3CE7 3025 CD23 E56B 38E5 7510 D583 E40D  
 090C: 38A5 7510 DCA1 A5CC 38E5 7529 D611 C000 44E2 F104 DCF7 A82E 3875 7440 DFC3 E40E  
 0910: 8380 0905 7E92 E78F B380 0905 E322 E79E 18E7 7109 C2FC 8601 28E6 F109 C2FD 8E01  
 0914: 28E5 7109 C2FD 4401 28E0 0B09 1E8E 5400 39A0 0910 10F8 E40C 3860 F0A0 CCF3 E40E  
 0918: 28E0 70C5 DCF3 E698 38FF 9110 F0F6 A40C ASDB 31E8 9CF1 E409 288B 3109 ACF1 C101  
 091C: 387F 51E0 86D3 DC00 38F8 3110 CCFE EEAC 3862 A108 DCFE 800F 2CF5 7110 CD64 66BC  
 0920: 30D5 710A CD3C E001 38E0 0911 07A2 E5DE 3FB4 E110 9CFF 2A2C 38F5 7105 8274 272E  
 0924: 1C65 702F C263 E407 3CE5 7080 CD43 EC52 38E1 E11C CD88 899F 2CBC 0A28 00F3 C008  
 0928: 38A5 5110 8293 E5AD 3888 F568 92B8 0000 3875 7485 D343 E52A 389C 08C5 09D2 FF2F  
 092C: 18D5 7080 C273 E403 28E5 7105 C273 E52A 38EC 0910 41D7 DD8D 34EA F510 D343 E40C  
 0932: 18E5 70C7 C0C3 E72E 18E5 7105 C273 E72E 38E5 7105 04F3 E52A 34E4 5110 0C93 E67E  
 0934: 90E0 0B10 1E93 E403 90EA B509 D40F 9E00 38A8 F445 D3A7 A90E 38DE 7425 D4A3 E4EA  
 0938: 1A10 0A34 8073 E8A6 9BE5 70C5 CC62 E72A 3B25 70C5 F262 E72B 93CC 0B10 0143 E72C  
 093C: 44A0 F110 CCF3 E6DD 4200 OAC5 80F3 E543 2918 B511 D104 640D 3918 3510 D4F3 E40C  
 0940: 90CE 7510 D483 E59C 34A8 F4A5 D9A3 E92B 38D5 7425 D383 E66B 88E6 7129 CD42 C000  
 0944: 38A5 7509 DCA1 8011 A0EA F509 D391 80C1 9850 08C5 3122 E72B 38E5 7509 D5A2 C801  
 0948: 2CEA 9510 D4A7 A58D 34DB 3435 DA13 E687 8CFE FB09 C0F2 D801 30A4 F025 CCF3 E53E  
 094C: 87A3 7509 DCA1 8010 38E5 7585 D9AA 6887 3918 3509 D4F4 4007 3916 F111 CCF3 E68D  
 0950: 64E0 0B11 10F4 E63D 38F8 A510 9A61 A5F7 388C 0909 0293 D200 38F4 E110 CCF4 25DB  
 0954: 2CB0 3108 C872 DE01 9507 7113 CC64 259D 1C60 0A49 070D FFDC 3CE8 3104 CCD3 EAD3  
 0958: 44E4 F105 CCF3 E72E 18E3 7105 CCF3 E53E 88E0 0B05 1E73 E72E 8875 7108 CCF3 805F  
 095C: 38AF F828 3E73 C020 3885 710D CCF1 9803 3885 751D DCA1 AC00 38EF 35E5 D4F3 E717  
 0960: 39E5 7445 DC83 E4E8 4475 70C8 CCD4 000F 38E5 7511 DD84 200D 3CE5 7110 C8F2 E40C  
 0964: 3C7C 310D C491 A993 38D2 F11D 9CD1 9D82 3905 7579 DCA4 3FEF 390E 7425 D653 E538  
 0968: 38E5 7105 CCF3 E58E 8864 08A4 0093 E97E ABE4 9179 CCF3 C000  
 096C: 9105 82C8 C8F1 C801 2BE3 70C5 DCF2 E72A A07A F425 D713 E5C6 3807 34A5 D883 E447  
 0970: BB20 1CC5 4062 E72A 38EF F825 EC73 E6BB 38E0 0929 3E94 007E 38E5 7510 DD83 E40C  
 0974: 38F5 7108 CCF3 C008 2F78 B435 D7F3 E5DA B0E0 0825 7C62 E72A 38E5 7110 CCF2 E65C  
 0978: 38DB 3529 DCA1 8081 3A05 7529 DCA1 80C0 88E5 7105 CC63 E72B 38E5 7110 CCF3 E66D  
 097C: 38E5 710F CCF3 E40D 38EF 3400 D8D3 E40D 38E8 F104 CCF3 E6FA 44E4 F025 CCF2 E72F  
 0980: 38E5 7109 DCF3 E72F B060 0910 BCF3 E405 38E5 7509 DCA1 8040 3905 7410 DCA1 A5CD  
 0984: B0E0 0825 E0D4 2763 34E0 0825 3E62 E72A 38AB 3529 DCA1 8040 38E5 7105 8C63 E72B  
 0988: 3875 7549 DCA1 8000 3905 7529 DCA1 8009 38D5 7510 DCA1 A5CD 2CE7 3109 CC98 0021  
 098C: 38EE F510 DCF2 E5FD 44E4 F105 CCF3 E72E 38E3 5129 8491 80BF 44E2 E105 9CF3 E72A  
 0990: 34E9 9 1129 E731 807F 3CE5 7105 4C73 E72B 3915 70C6 CCF4 5D3E 40B7 F11D CCF1 E1F0  
 0994: 387E F426 DD83 E65E 80E5 7110 CCF3 E40C BBE3 51A0 CCF3 E5CC  
 0998: 2015 7111 CCF3 E6DC 9820 08C7 1082 E87A 38E5 3509 DCA2 0601 18E0 0B09 00D2 C600  
 099C: 38E6 F105 F263 E72A 9BE5 72C5 8462 E72B 38E0 F2E5 385C 3510 DCB2 E5EC  
 09A0: 18E0 0B05 8063 E72B 98E0 0939 1122 C001 38A5 7105 CCF1 A72B 93C4 0B10 00F3 E72D  
 09A4: A0EA F110 CCF3 EADC 38E6 7509 D5A2 C801 BCE0 0B09 0677 6000 38E8 8911 0063 E5B1  
 09A8: A4BF 91E F0F3 E408 28B7 F1AC 4CF3 E59F BEF8 A310 C8F6 A40D 18E1 F025 CC62 E72F  
 09AC: 6352 0B10 00F3 E670 2875 74C4 CF33 C9CB 3875 74C8 DA61 E6BB 38E5 7025 FC6A 672B  
 09B0: 38E5 3509 DCB2 C401 80E0 0910 BE83 E553 38EC 35F5 DCA2 E6D7 B0E0 0905 7E83 E72A  
 09B4: 3850 08C5 C062 E72B 38E5 71F5 CCF3 E6F6 38EC 3509 DCB2 0601 18E0 0B09 00D2 C600  
 09B8: 28AB 30C5 CCF3 E72E 38E5 7529 DB61 8032 3A9F 3434 DC83 E95A 38EC 3510 DCA2 E5EC  
 09BC: 3CE6 F595 D013 E68E 38E5 7110 CCF3 E65D 385C 3510 DCB2 E40C 18E0 0B79 C0F8 7BF8  
 09C0: 28E0 00D5 6063 E72A 38E5 7110 CCF3 E66D 38E5 7110 CCF3 E66D 18E0 0F05 2263 E72B  
 09C4: 38E5 3110 CCF3 E40C 1C67 3030 DC73 E5F3 2CAA F424 DC83 EADA  
 09C8: 8B80 1CC5 4062 E72A 3835 710D CCF7 3E52 39D5 7110 DCF7 E52F 38D5 7110 DCF7 E52F  
 09CC: 3860 5D10 04F3 E74C 90E0 0B10 0133 E47D 18E8 3509 DCB2 AC00 388B B0E0 CCF1 A73B  
 09D0: 3865 7426 DCF1 A74D 38E0 8910 02F3 E90D 38E0 8910 02F3 E90D 94E5 7111 DD53 EA7D  
 09D4: 38E0 0910 3AF3 E271 38F8 A510 C911 A40D ACE8 31C5 CCF6 E53E  
 09D8: B380 1910 83D3 E65C 8B48 12CD 88F1 9A65 47E8 B104 CCF3 EAF6  
 09DC: 2D18 317C CCF1 8000 1910 4909 0064 4201 350A B0A0 CCF3 E400  
 09E0: 1910 1909 0064 4801 3873 5110 FCF4 640D 44E6 5025 80D3 E52A 38E8 0905 7E73 E72F



## ADDRESS

09E4	38EA 9510 98A2 E40C	38E5 7509 DD84 00DB	B0E0 0805 E2D2 E61B	38E5 7105 F09A 672E
09E8	38E5 7445 DD83 DBE7	18DD 0B10 08F8 25EC	38A5 74C5 D773 E7FB	38E5 7549 DCA1 8005
09EC	38A5 757A D778 3FC0	38E5 7549 DCA1 8005	3A05 74C6 DD88 27BA	80E0 0825 BE62 E72B
09F0	B0E0 0905 7E63 E72A	38E5 7510 DCB3 59FC	1866 3105 C891 E72E	18D5 70C5 C513 E6DA
09F4	38E5 74A5 DCB3 E6DA	1865 52A0 C073 E40D	38B5 7445 DCB3 EFE6	1875 70C5 C4F3 E6DA
09F8	8468 A6A5 BB83 E6DA	3875 717B CCF3 FFE0	2D0A 3510 AC53 E400	3CB8 7445 D013 E53F
09FC	1D1F E901 00F3 DF3D	3D15 7111 CCF3 EB3D	38A5 7510 D4F3 E6DC	80B5 70B4 CCD3 E807
0A00	38E5 742A 082E E72B	38E5 710A CCF3 E6D0	38E5 6128 8E72 D0D1	38A1 6818 0091 E400
0A04	38E1 0909 00F4 1201	40A0 1A04 FE62 E72B	3D05 70C4 CC62 E72A	38E5 70C4 8C62 E72B
0A08	9BB5 5110 CC63 E5FC	A8D4 A0C4 CCF2 E72B	94E3 7104 DCF3 69A9	38EC 0911 049A AABD
0A0C	3916 3110 F4F1 A40D	3FB8 A310 8913 E72D	38E5 7113 DF13 DADC	38F5 7110 8D0A 240C
0A10	38A5 7024 CCF3 E977	84E5 7109 CC63 E001	8509 B0CD AC98 6C0A	390C 3128 8D11 D1FF
0A14	8615 70C5 CCD3 E46B	A105 7040 CCF3 E40C	2CAA A104 C0F3 E7FF	848C 30B4 CC63 E806
0A18	38E5 6224 8482 E72B	38E5 7104 CCF3 E806	410A B528 D1E1 1FFE	8108 8718 B241 8001
0A1C	9B05 7138 CCF3 1FFE	38EC 7110 CC73 E40D	8255 70C4 C0D2 E72E	1DE2 0C20 0073 E400
0A20	1870 510A C0F1 E000	28E0 0D04 0463 E72B	BB20 08C4 0B62 E72B	38E5 7104 CCF3 E806
0A24	18EB 3585 D263 E47B	3905 7528 D1E1 1FFE	38E5 7110 CCF7 A40C	3905 7538 D1E1 1FFF
0A28	38E5 7105 C0D3 E4C8	3826 70C4 F262 E72A	3900 0910 150A 6406	2CBF F8CB FAD1 801D
0A2C	390C 0910 0294 2409	811B 3311 8924 663C	1908 B508 DB44 01E1	3DF5 751D D958 3E55
0A30	8508 76A5 B283 E4A2	2B85 70C4 C0D2 E72E	1895 70C4 C012 E72E	4504 F028 CCD3 C801
0A34	18E6 F105 8CD1 E4E7	2903 7358 94F1 8FFE	A874 F110 4CF1 E40A	84E5 F110 CCF3 E40C
0A38	18E3 5110 CCF1 E40D	8A98 3435 0583 E526	3F55 70C4 C672 E72F	1900 0B08 C0F4 2000
0A3C	3905 6104 9C63 672B	420B 3510 D404 2400	389B 34A4 97B3 E53A	3915 7509 D7B4 4005
0A40	3DFA B110 CCF1 A402	1D0F E91D 0074 3C00	1905 7110 C293 E40C	2C90 CAA5 0063 E51F
0A44	290B 3424 D7B3 E4CE	3918 B509 97B4 4005	3915 7510 D7B4 5C0C	19FB 3510 D7B3 E40E
0A48	38B5 7434 D463 E4CF	41FA B510 D4D1 A403	38E6 A104 C293 E6C2	1A05 7025 2293 E5C3
0A4C	3D06 4344 D703 E4CE	1A0B 8025 CCF3 E5C3	18A6 F044 C293 E4CF	3FB9 F110 C6F3 E62C
0A50	39EC 20C5 8C73 E54E	28EF E904 0073 E8C3	3915 7510 D7B4 5C0C	B0E1 1905 FE73 E687
0A54	3A25 7510 F9E4 663C	2CE5 5224 C873 E806	38E5 7110 CCF4 640D	39F5 75A5 D521 A52F
0A58	43B9 3510 D8C3 E62C	39E5 74C5 D8F3 E686	3A25 7510 F9E4 663C	3CF5 7108 CD07 81E1
0A5C	38E5 7105 CCF3 E497	34E6 7024 CDD3 E52A	2C74 B508 D923 C01E	43AD FB79 FEF8 3FC1
0A60	38A5 71B4 F094 25DE	8505 7123 CCF3 D1FE	3908 A6A4 9113 E802	42AE B511 D663 E63D
0A64	28E9 2021 80F1 A40C	38E8 0824 0262 E72A	3CE5 7024 CC82 E72E	3907 0108 80F7 D1FF
0A68	B0D0 0910 BE68 68CC	39E5 5111 8473 E63D	1CF9 1510 D6C2 E5B9	38C5 5110 CE72 E595
0A6C	4600 0910 0503 E74C	3875 7510 DA83 FED3	38E5 7024 CC72 E72B	B0E0 0904 7E63 E72B
0A70	41F9 35E5 D734 25DA	B0E0 0824 BE62 E72A	B0E0 0904 7E63 E72B	3BB8 8510 97A3 E62D
0A74	39E5 7425 DA13 E5EB	38E5 7105 CCF3 E5EB	3FB5 7110 C663 E62D	38E5 70A0 D073 8E0F
0A78	3468 8579 97A1 BE01	3905 7425 DA13 E5F2	3915 7105 CCF4 5EC3	38E6 F104 CCF3 E53A
0A7C	3915 5110 D7B4 580D	2C74 B508 D923 C01E	43A2 0D79 00F8 3F81	38AD 0904 3C94 25DF
0A80	42AA B511 D251 A6BC	8506 7108 CCF7 01FE	38F8 7110 9118 28CD	3905 50A0 BD03 E401
0A84	38F9 2100 C0F1 A585	38C5 7510 D881 A407	39E5 7110 BCF3 E40C	2CA8 B0C5 CCF3 E626
0A88	B8E5 5110 8C63 E40D	38E5 7104 CC73 E72A	3905 7178 CCF4 1FFE	38B5 7510 DA83 E62D
0A8C	39E8 B510 98E4 240C	38B5 74C5 D8F3 E687	38E5 7511 DB01 E401	3850 08C4 C062 E72A
0A90	B0E0 0824 7E62 E72A	3AAB 3510 DF03 E68C	3516 6110 CD23 E65D	38E3 6184 CCF3 E763
0A94	3C75 7108 CCF4 01E0	38EC 08C5 0493 E463	3905 7424 DB03 E977	3CEB 3510 D5D3 E40C
0A98	44E2 F113 D291 A6BD	3C45 7111 C0DA A6BD	3915 7110 F4F3 D4BC	3CF8 A310 8144 25FC
0A9C	3915 7069 DF18 800B	38F5 7088 8D07 81E0	38AC 0911 049A AEBD	3CCB 3512 D5D3 E4BD
0AA0	3CF8 3110 CD04 240C	391C 0910 0493 E40C	3CE0 F113 CCF1 AC0D	3CA4 F0D7 CCF3 ED77
0AA4	18F8 A310 80F1 A40C	2CCF EB08 E163 C1E1	38B0 0827 20F3 E176	18E3 6000 8CF3 E40D
0AA8	3905 7028 BCD3 C801	8104 F0DD CCF3 E198	B0E3 6310 C0F3 E250	4208 A396 C8F8 2686
0AAC	2CE3 7113 CC93 E591	80E4 E110 CCF3 E68C	38E3 7179 8CF3 D000	3A08 2024 CCF3 E977
0AB0	4105 702F CD3 F407	38E5 7080 CCF3 E5C5	2CE9 A179 8CF3 C005	3918 2110 CC94 8A3D
0AB4	4186 F110 CCF3 E72C	38E3 7513 D5D3 E40D	38E5 7104 CCF3 E6F7	38E5 70C4 CC62 E72A
0AB8	3B50 08C4 D262 E72A	B360 18C4 0062 E72B	38E5 7104 CCF3 E6F7	38E5 7113 D073 EADC
0ABC	38F5 7104 CCF3 E722	38E6 7110 CCF3 E40D	47B5 7110 CCF3 E72C	93CC 08A0 00F3 E72D
0AC0	B8FE E109 8C64 0008	2B25 70C4 AC62 E72B	98E0 18C4 0062 E72A	38E0 1979 FEF2 C001
0AC4	3905 7100 CCF3 EADD	3905 7110 CCF3 EADD	38E5 7104 CCF3 E69B	

## ADDRESS

OAC8:	38A6 3104 CCF3 A72F	21A0 0B04 1E7B FC38	3871 F110 CDE3 A43D	2885 708E C3C3 E459
OACC:	38B5 708C CCF1 A45D	3870 0910 1E73 A5FD	18E6 F11E CCF3 E408	2887 F3AD F4F3 DC45
OADD:	38B5 6129 CDF2 C000	38A0 1910 FE7F 8801	38A0 2914 093F A72F	18E0 4810 009F 584A
OADA:	18D5 70C4 CC02 E72E	18E0 0B09 20F2 E600	38A5 7024 8C63 E44B	38D5 7024 F2F3 E44A
OAD8:	80A5 7104 CC91 A72F	38D5 70C4 CCF2 E72E	38E5 7040 84F3 D80E	18E0 0A24 0E93 EBB3
OADC:	38E0 1824 FE92 E72F	38E5 5110 84F3 D80B	38B5 70CD 8C64 2802	38D1 6904 00F3 A44B
OAE0:	38A5 70C4 CCF2 E72F	38E5 7108 CCF3 800F	2D05 708E CDD3 E458	2885 708C CCF4 245D
OAE4:	38E5 7113 CCF3 A80D	4106 F11E CCF1 E409	28E7 F3A0 F4F3 E44D	3895 7048 CCF3 FFD0
OAE8:	38E5 7110 CCF3 A40D	38E0 0B09 20F2 E600	38E5 7110 CCF7 8004	2C11 4D4F 0063 E44B
OAEC:	38D5 7108 CCF3 804F	38E5 7024 CCF2 E72F	1885 7110 C4F3 E40C	3CE5 6224 84B3 EB7F
OAF0:	38F5 7108 CCF3 E000	2D1B 3510 D7B4 5C0C	80E0 0824 BC62 E72B	38E5 70C4 CCF2 E72F
OAF4:	98E0 08A0 80D3 D80C	80E0 0824 E262 E72A	80E5 7024 C062 E72A	80E5 7104 8C63 E72A
OAF8:	80E0 0904 E263 E72B	80E5 7104 D083 E72A	38E5 7105 D710 E40C	38E5 7509 CE84 4149
OAFc:	38E5 7110 CCF3 E40C	2085 7110 DC82 2401	38E5 7105 CCF3 A71E	38E5 7110 CCF3 E40C
OB00:	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004
OB04:	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004
OB08:	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004
OB0C:	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004
OB10:	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004
OB14:	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004
OB18:	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004
OB1C:	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004	0001 0002 0003 0004
OB20:	39D5 7110 DC87 3E52	44E0 5D10 04F3 DB4D	38E5 7110 CCF3 EA7C	18E8 3508 CC88 1804
OB24:	38E8 80E6 CCF1 988E	38E5 7426 D241 984C	3A00 1910 20F3 E67C	A4E5 71C0 DCF3 E90D
OB28:	38F0 8AC7 02F3 EB30	38E5 7111 CCF3 EA7D	38E0 0910 38C3 E271	38F5 70CD CCF1 AA64
OB2C:	2CF8 3110 CCF1 A40D	38E1 31C8 FCF3 C038	38B8 30C5 CCF3 E750	74E0 0B09 0EF3 D668
OB30:	2CE4 6109 8CF3 C011	74E0 2310 C8F3 E40D	38A5 7025 DCF3 E4F8	28E8 3349 F78A 0000
OB34:	38E6 3105 CCF3 E4F3	38E7 3105 CCF3 E4F2	38E5 7105 CCF8 F8F2	38E5 7105 CCF3 E4F2
OB38:	38E0 0905 08D3 E76F	38E0 0905 08D4 279A	38E5 7105 CCF3 E4F8	38E5 7105 CCF3 E4F8
OB3C:	38E0 0984 0673 FC53	54E5 4110 0C03 A7EC	5575 4179 8D32 FFFA	4955 4310 1CF1 C80D
OB40:	5405 411E AC13 FC05	48A5 631E 9CF3 FC04	4875 531E DCF3 FCA4	38E2 4139 0CD4 7FFE
OB44:	38E5 7110 CCF2 C69D	3CE5 7109 CC83 8009	44F5 6310 8892 240D	3910 091D 0704 2C04
OB48:	3892 7179 9CD3 BFFA	80EF F911 FFO2 FE9D	3C95 7109 CC83 8008	34F5 6310 8492 240C
OB4C:	8108 B51D D484 2C03	389F 3585 DAE2 E68E	0040 8B08 7EF3 C07E	2880 0D0A 8003 C081
OB50:	00BF F810 8101 240D	3848 6198 4D18 3F8D	38E5 7000 CCF3 E40C	7608 F510 D764 640C
OB54:	350B 3425 DF73 E7DE	0405 7110 CC92 E40C	38E2 716F CDD3 E406	2885 528C 3AF3 D455
OB58:	28B5 7110 CDAA E40C	38E5 7110 8CC2 8C0D	0405 7110 CC92 E40C	38E5 716F CDD3 E406
OB5C:	28B5 528C BAF3 DC55	28B7 A11C ACC2 8801	AA81 B11C CDAA E401	38E5 7110 8D43 E40D
OB60:	1445 7110 CC92 E40C	38E5 716F CDDA 6407	28B5 428C BAF3 CC55	28A7 A11C ACC2 8800
OB64:	AA81 B11C CDAA E401	38E5 7110 CCF3 E40C	9067 B110 8D42 E40D	1E91 B11C CCF9 6400
OB68:	38E5 71EF CCF3 407F	28B5 428C BAF3 CC55	28E5 7110 CCF3 E40D	28A5 7110 GAF1 E407
OB6C:	9297 7110 8C93 E40C	0015 628C CCF3 EC55	38A5 711C CCF3 8000	3871 A11C CC02 EC01
OB70:	AA81 B11C CC04 2401	84E6 7110 CCCC A43C	8201 F138 CCF3 FFFF	2E05 6110 8CF3 E40C
OB74:	80A7 E369 C0F3 C101	38E5 6105 CD03 E71F	40DB 3425 DF73 E697	38E5 4110 8AF3 CC07
OB78:	2CE5 6310 8424 0408	38E5 4110 86F4 0407	40E5 6310 8413 C00B	40E5 6310 C404 1C07
OB7C:	3805 4112 CA33 D00D	38E5 511C 8AF3 ED5C	40E5 6310 84D4 140A	38E5 5110 86F4 1407
OB80:	40E5 6310 8453 D00B	40E5 63F8 C443 8035	3A05 7110 CC93 E44D	80E7 E310 CCF2 DC0A
OB84:	1056 711F CCF3 E409	0015 628C CCF3 EC55	3E05 F13C 4264 20F3	34E5 7110 CC58 F40D
OB88:	38E5 611C FC44 6800	38E5 71E7 CDD3 E407	28B5 428C BAF3 CC55	2885 7110 CC02 E40D
OB8C:	38E7 831C ACD2 FC00	1901 831C AC74 3D90	38EA A529 992A 8000	0837 B11C 8CD2 FC01
OB90:	0101 911C CC74 0400	4445 7110 CC59 A40C	3906 51FF CCF3 E406	0015 628C BCF3 EC55
OB94:	38E5 611C 8359 6C00	34E5 7110 CC64 7C0C	38E5 71E7 CDD3 E407	2885 428C BAF3 CC55
OB98:	28B5 7110 CCF3 E40D	9655 631C AC73 ED90	38EA A511 99D3 E40C	4465 731C ECF1 AC01
OB9C:	38E5 7110 CCF3 800C	34E5 7110 CCF3 E40C	8201 F138 CCF3 FFFF	2805 628C ECF2 E43E
OBA0:	46A5 7100 CCD4 6800	38B5 7179 CC94 7F81	1055 702F CCF3 E406	38E5 628C BA04 2C5E
OBA4:	44E5 7105 CD03 A71E	6107 3025 CC33 E7DE	8C44 7108 CCF3 C07F	44E3 8110 CCF3 E40C
OBA8:	14A3 7110 CCF3 E79C	18E3 7110 CCF3 E40D	1CE3 7110 CCF3 E40C	3830 0840 14D3 CFE0

## ADDRESS

OBAC:	8CE5	7010	CCF3	E7FD	3955	7512	C700	288C	3A87	7110	CCF0	000C	38D5	711D	CCF3	FC02
OBBD:	308C	B025	CCD3	F70F	3905	70C0	CC03	E40C	38E5	7110	CC91	240D	1877	811C	ACF3	CC0D
OBBA:	0045	4110	O2F3	D002	2C51	A11C	ACF3	E40D	3A8F	F0DE	F8F3	2809	28E9	8110	CCF3	E47D
OB8B:	3846	351D	DEA3	C140	8201	F138	CCF3	F40F	2CE5	6110	ACF3	A40C	38A1	C910	00F3	6801
OBBC:	40CB	3462	DFA3	E80C	388B	3505	9FA3	E7EB	1877	B31C	EDD2	E400	1051	B31C	EOF3	E400
OBCO:	28B5	709E	CC44	2428	28B5	729C	FA44	2427	0837	B11C	8CD2	FC01	1101	811C	OC04	0401
OBCA:	28B5	731D	84F3	FC32	80B7	F11C	CCF3	E802	80B5	6025	8303	E7DF	0109	F11E	CCF3	E408
OBCC:	28B9	F31D	F804	2426	38E7	B11D	9CD2	FC01	0101	B11C	CCF3	E400	28B5	731C	FA04	2407
OB8C:	609C	F11C	CC03	F40A	2426	F40A	CC03	E400	38E7	F11C	CCF3	E400	8C4E	7110	CCF3	FC0C
OBDO:	3803	4110	CCF3	E79D	40E3	7110	CCF1	BC0C	3903	711D	8CF3	FC03	18B3	711D	CCF3	EB82
OBDA:	34D8	A235	CAF3	E75A	38E5	7410	DD63	E5AD	3850	0910	1033	D7E0	38EE	E040	8CF3	EC0C
OBDB:	38E1	2010	8CF3	E7FD	395E	F112	CCF0	1C8D	38E5	7105	9CD3	ESC1	38EC	8513	0084	240D
OBDC:	5575	6110	8C02	F00C	38E5	7110	CCF3	E4CC	4108	3711	BE51	C29D	5CB5	611E	FCF3	BD25
OBDE:	4905	52C1	DCF4	240C	3885	7148	CCF4	400D	38C4	4025	CCF3	E77A	5C05	4112	3CF3	BD2C
OBDF:	4513	701D	CC83	F392	38E5	7010	CCF3	E79D	04ED	3525	CC83	422D	5555	6110	8CF0	000C
OB8E:	28A5	7510	DF10	64DD	7441	12AD	CAF3	DC01	1CE7	7010	CCF3	E40D	40D5	7082	AC73	DFBC
OBEC:	2CE8	B513	DEF4	279D	0475	7425	DF13	E41D	38E5	7510	DEB3	E40C	38EE	F510	OC73	E76C
OBFO:	3905	701D	CCF3	EF91	5D05	7110	CC72	EA9C	5CB5	611E	FCF3	A925	4122	411E	OC73	FC05
OBFA:	5CA5	611E	BCF3	9D24	4885	5310	DCF1	E40D	2105	7001	CC94	240C	8CE4	702F	CCF3	E406
OBFB:	38E3	7080	CCF3	E45D	38EF	3410	DAB3	E79D	8C04	7108	CCF3	CC0E	80E3	6110	CCF3	E40D
OBFC:	04A3	7110	CCF3	E79D	0823	711D	CCF3	C403	0CB3	701D	CCF3	CF83	38E5	7110	CCF3	E40C
OC00:	3816	3508	D1A1	83FF	3805	7508	D1A1	93FF	38E5	7105	CCF3	E4F8	38E5	7105	CCF3	E4F8
OC04:	38E5	7105	CCF3	E4F8	38E5	7105	CCF3	E4F8	3807	3508	D1A1	83F0	38E5	7105	CCF3	E4F8
OC08:	38E5	7105	CCF3	E4F8	8C00	0D04	03F1	C3E3	3805	7105	CCF1	E410	3805	7510	D423	E54D
OC0C:	38E5	7511	D3C3	E40D	60EA	B510	C4A6	E40D	38F1	8975	0474	6461	38A0	0910	0E73	E67D
OC10:	3918	0909	02D4	1800	28F1	3125	CCF3	E421	1D10	F0C0	DC63	E40D	38E5	7145	CCF3	E421
OC14:	18E2	F109	DCF2	C018	40F4	F110	CCF6	ESBD	3CE5	7129	CD14	4001	3910	00D7	0293	CF88
OC18:	380B	B510	CLF7	840C	34E8	3110	C293	ESCC	34E0	0B04	3C97	OC0A	1875	50D7	90F3	DB3C
OC1C:	8465	6188	9C97	40FF	38DF	3510	D504	Z5E3	35B2	F110	CCF7	A40D	18E3	7110	FCF3	E40C
OC20:	3CEB	3510	F393	E40C	38E5	7113	CCF7	A80C	3CE7	F395	A873	E4A3	30E4	38E9	00F2	E001
OC24:	3878	A568	9374	0001	44E8	A110	CCF3	E79C	3D08	F425	D2E3	E40B	38E5	7511	D373	E79C
OC28:	4518	1710	F373	E79C	38B1	3836	CCF4	2CDE	3CE0	0B39	1EF2	E001	4505	6027	9CD3	DCBB
OC2C:	38EB	2511	F2E3	E79D	44E0	0910	04D3	E79D	38EF	F910	FAF3	E40C	34D4	F190	CCF3	EB3D
OC30:	1800	0B10	0E63	E8DC	38E5	7104	CCF3	CE83	38E3	7110	BCF3	E40D	3943	91E1	CCF5	270C
OC34:	38E0	8910	00F3	E40D	38A5	7110	CCF3	EE7D	38E5	7510	CC73	E40C	38E5	7110	CCF3	E79C
OC38:	39E5	7510	D333	EDDD	38E5	71FF	CCF3	E407	38E5	7080	CCF3	E45D	38E5	7105	CCF3	E47A
OC3C:	08BD	3427	COB3	F021	0447	F18A	CCF1	8C0A	3823	B508	D444	00FE	4508	B5A5	D332	C503
OC40:	38E5	4024	0C63	EC83	38E5	7510	D333	E79C	04E5	7145	CCF4	2420	28A0	0B34	FE91	8C0A
OC44:	18EE	91A8	90FA	3FF6	84E0	E027	9CF3	DB3D	38EE	8509	D4A7	6000	38F4	09FF	00F3	E407
OC48:	38F8	A080	DCF3	E45D	38F4	0826	00F3	ES12	40F8	B51D	DF34	6804	38D8	45A5	D332	C132
OC54:	38E5	7510	CCF3	E40C	38E5	7080	CCF3	E40C	28E8	F428	00F3	E40D	38E5	7510	CCF3	E40C
OC50:	18F5	5109	86F3	CO35	2D03	2108	CCF3	805F	38E5	7110	CC73	E40D	3886	0913	00F3	E40C
OC54:	3CA3	62C4	CBF2	EC82	38E0	0979	0872	FFF1	34E4	D110	CC93	E40D	38E3	70C6	CCF2	FD5A
OC58:	38E0	0909	10D2	DC01	38E2	0904	0093	EC82	34EB	1379	88A4	78FE	38E1	3509	D332	C201
OC5C:	38E0	2904	0093	EC82	18E8	8309	88F1	EC0D	38D5	7510	D334	2F9C	3870	08C4	10E2	EC82
OC60:	38E5	7149	CCF3	C101	2D05	70C4	CC82	EC83	3870	08C4	6062	EC83	3912	48C6	00F4	658E
OC64:	38A0	0904	40C4	6C83	3915	70C4	FC62	EC82	38D3	08C4	2072	CC83	38E2	E8C0	00F4	5C0A
OC68:	38A5	70C4	CC82	EC82	38E3	7512	D310	DF9D	38E5	70E5	00F5	EC82	38E5	6109	AC73	FC0C
OC6C:	70EB	3509	D724	0401	388D	F508	C186	CO3E	1C80	4978	00F3	FFC0	38A3	F110	CCF3	EEBD
OC70:	38E5	7110	CCF3	E40C	38F5	7100	CCF1	E79D	38E5	4125	CCF3	E421	3905	7110	CCF3	EABC
OC74:	38E5	7110	CCF3	E40C	38F5	7108	CCF6	CO3E	1CF0	4978	00F3	FFC1	38A5	7110	CCF3	EEBC
OC78:	38E5	7110	CCF3	E40C	38F5	7100	CCF0	279C	70E5	70F5	CC96	ES28	38A5	6109	AC73	81CD
OC7C:	70EB	3509	D824	4001	3885	7108	CCF6	E83F	1C80	4978	00F3	FFC0	38A5	7110	CCF3	EF3C
OC80:	38E5	7110	CCF3	F4BC	38C8	7110	CCF3	E8DC	3105	7110	AC73	CC8D	38E3	8110	CCF3	E40C
OC84:	38FD	3508	CO86	CO3E	38F5	7178	CCF3	FFC0	3875	7110	CCF3	EF3D	3813	8110	CCF3	E40C
OC88:	38C8	7110	CCF3	1C0C	38E0	0910	1E76	E40D	38E0	4910	0093	E40D	38E5	7110	CCF3	E40C
OC8C:	1C0F	F910	FE73	DFBD	3075	7109	CCF3	81CC	30F8	B510	D8C2	240D	38E5	7184	CCF3	F526

## ADDRESS

OC90:	38E5 71A4 CCF3 F24F	38E5 7104 CCF3 COCA	38E6 B104 CCF3 F226	38E6 B510 C183 E40C
OC94:	38E5 7109 CCF3 8077	38E5 7110 CC86 E40C	50E4 F119 CCF3 E000	2CE3 7109 CCF3 8071
OC98:	3941 8910 D493 E70D	38E5 7510 DE43 E40C	38F5 7110 8C73 E40D	78E5 7105 CC93 E793
OC9C:	1CE5 7310 8073 E40D	7CE5 7109 CC93 D8D5	2CE4 F110 CC83 E44C	38E6 1109 CCF3 C021
OCA0:	34E4 E310 C083 E40D	50E4 F119 CCF3 E1A1	2CE3 7109 CCF3 8071	3941 8910 F493 E70C
OCA4:	38E5 7510 DE43 E40C	38F5 7110 8C73 E40D	78E5 7105 CC93 E793	1CE5 7310 8073 E40D
OCA8:	7CE5 7109 CC93 D8F4	2CE4 F110 CC83 E44C	38E6 1109 CCF3 C021	34E4 E309 C083 804F
OCAC:	50E4 F109 CCF3 C01D	38E3 6109 CCF3 DA07	38E4 E110 CCF3 E40D	38E0 3109 CC93 8077
OCB0:	38E5 7110 CCF3 E40C	388C 3400 DB33 E40C	38E5 7110 CCF3 E40C	38C5 7110 CCF1 E40C
OCB4:	38B5 7110 CCF3 E403	2CE3 FB05 FE93 E792	3875 7168 8C74 0002	38E0 0905 3A93 E792
OCB8:	1CE5 7309 8073 C03A	38E5 6109 CCF3 8046	3901 A91D 0694 2802	2CE0 0E20 02F3 DC0D
OCBC:	34E4 F110 CCF4 280D	38E0 3110 CCF1 E4FC	40E4 F110 CC83 E40D	38E5 7110 CCF3 E40C
OC00:	38EC 3400 DC13 E40C	38E0 5910 20F6 E4FD	3942 E111 8CF5 270C	38E0 0909 08F3 8075
OC04:	3CE3 6309 84F3 C5FF	38B5 7110 CC83 E6BD	38E5 7109 CCF3 C422	38F5 7110 CCF3 EF3C
OC08:	38E5 7110 CCF3 E6DC	38E5 7110 CCF3 E6DC	38E0 0910 7EF3 E6DC	38A5 7110 CCF3 E6DD
OC0C:	38E5 7110 CCF3 E40D	70E8 80F5 CC96 E528	00EC 8509 C082 C400	2CA5 6110 4C73 EEBD
OC0D:	70DB 3110 CCF3 E2BD	38F5 7508 DD46 C03E	70C8 8178 CCF3 FFC1	38B5 7510 DD83 DE3C
OC04:	38F5 7108 CCF6 C03E	38C5 7178 CCF3 FFC0	38BD F510 C183 DE3D	38E3 F104 CCF3 CCD3
OC08:	3CE1 3010 CC03 E40C	38E0 48F5 0096 E528	70A5 7110 CCF3 C2BD	38D5 7110 CCF3 EABC
OC0C:	70FB 3108 CCF6 C03E	34CC 2178 4CF3 FFC1	38B3 8510 DE23 EB3C	38F5 7108 CCF6 C03E
OC00:	34C5 6178 4CF3 FFC0	00B3 B510 DE33 EB3C	04E3 B145 CCF3 E421	38A8 7110 CCF3 E6DC
OC04:	38E5 7110 CCD3 E65C	34EB 3510 DE93 E40D	34EA F109 CCF3 C003	2CD5 7310 80D3 E402
OC08:	2CB5 70C5 CC93 E79A	38E8 B110 CCF3 E66C	38E8 3110 CCF3 E40C	38EC 8509 0083 8078
OC0C:	3944 E111 8CF5 270C	38E3 B109 CC83 807A	38E5 7010 CC83 E40C	38E5 7109 CCF3 807D
OC0D:	38E5 7104 CC83 F526	38E5 7110 CCF3 E40C	38E5 7110 CCF3 E40C	

## ADDRESS

0D00:	38F0 0909 2A93 DA0A	2CE4 F109 CCF3 8033	38E0 3110 CCD3 E57C	34F2 F06B CCF3 C021
0D04:	38E8 2105 BC73 E400	3CE5 7513 D443 EABD	3CE5 7513 D463 EABC	BCEF EB05 FFF3 E527
0D08:	3945 7511 D405 270D	38E0 0904 0693 E313	38E2 0904 0097 5E97	38E5 7104 CCF3 DE22
0D0C:	38E5 7104 CCF3 E34F	3945 7106 CCF5 252A	38E5 7104 CCF3 E2F3	38E5 7104 CCF3 E2FA
0D10:	38E5 7104 CCF3 E302	38E5 7104 CCF3 DFDF	38E6 3104 CCF3 F227	38E6 7104 CCF3 F24A
0D14:	38E5 7104 CCF3 F3AF	38E5 7104 CCF3 F3BE	38E5 7105 CCF3 E4F8	38E5 7105 CCF3 E4F8
0D18:	38E5 7105 CCF3 E4F8	38E5 7105 CCF3 E4F8	38E5 7105 CCF3 E4F8	38E5 7105 CCF3 E4F8
0D1C:	38E5 7105 CCF3 E4F8	38E5 7104 CCF3 F603	38E5 7104 CCF3 F64B	38E0 0904 0AD6 F733
0D20:	38E5 7104 CCF3 F802	38E0 0904 0873 F883	38E1 3104 DCF6 F9DF	38E5 7110 CCF3 E40C
0D24:	38E5 7110 CCF3 E40C			



## ADDRESS

OD80:	50E4 3109 DCF3 81D3	38E0 0910 08F6 E40D	3882 E178 8CF3 FFC1	2C80 4908 12F6 C03E
OD84:	3D60 E179 8C73 FFFE	39A2 A111 CCF5 240C	38FB F828 FEF3 C400	3D23 6219 88F3 FFFD
OD88:	38EF F910 F4F3 EE2C	48A0 0910 46F3 DEBC	3CE0 E110 AC73 E40D	38F5 712A CCF4 0000
OD8C:	38F5 70C0 CCF2 E40C	2D03 7110 DCF3 E6DD	28AF F910 F2F3 DF2D	38A9 20A1 8CF3 E40D
OD90:	38E8 7110 CCF3 E6DD	38E5 7010 CCF3 E6DD	3945 7111 CCF5 270C	38ED 3510 C0B6 E40C
OD94:	38ED 7109 CCF3 C009	38E5 7510 C083 EE8D	38E5 7109 CCF3 81D3	38E5 7110 CCF3 E40C
OD98:	3885 7178 CCF3 FFC1	2C80 4908 12F6 C03E	48FF F910 FCF1 EABD	38B2 A179 8CF4 3FF5
OD9C:	48F0 0828 46F3 C400	3CE2 A105 ACD3 E6EB	38F5 7110 CCF4 640D	3D05 7110 C093 E68D
ODA0:	38EB 2110 8CF3 E40C	38FA B558 DA54 3FFF	34E5 7110 DC93 E40D	38E4 B110 9CF3 E40D
ODA4:	38E3 7110 CCF3 E40C	38D4 B179 8CF2 FFFE	2CE3 7020 CCF3 EC0C	1CEF F8A5 EEF3 E6C2
ODA8:	2902 F110 CCF3 E6DD	3915 7178 CCF4 77FE	3D16 0B08 00F3 C800	28EB 3025 CCF3 EEC3
ODAC:	3875 7510 D803 E73D	3D10 0D10 04F3 E6DC	28E3 7110 CCF3 E40D	38E5 7510 DC63 E40C
ODB0:	38D5 7179 CCF1 FFF2	2CE9 3109 CCF3 C00C	2C14 B020 8CF3 E40D	1CEA B0B9 CCF1 C801
ODB4:	34E4 B105 8CF3 E6EB	04E3 7020 CCF3 FC0D	38E5 7105 CCF3 E6EE	3825 70C8 CCF3 FF80
ODB8:	38E5 7105 CCF3 E6EE	38E5 7105 CCF3 E726	38E5 7179 CCF1 F7FF	5820 B108 CCF4 007F
ODBC:	08AF FB10 80F3 E40D	28FC E912 80F5 AC0D	28BB 3579 DC43 FFFF	38E5 7110 CCF3 EEAC
ODC0:	38E5 70B0 CCF3 DC0C	38F5 7110 CCF3 DED4	38E5 7030 CCF3 DC0D	38F5 711D CCF3 DED2
ODC4:	3905 711A CCF0 2801	38E5 7010 CCF3 E79D	38E5 7109 CCF0 4028	38E5 7109 CCF0 8401
ODC8:	38B5 7010 CC03 E79D	38E5 7109 CCF0 8402	3825 7110 CCF0 640D	3825 7010 CCF3 E79D
ODCC:	38E2 E109 8CF3 81D3	396D F51D DE63 EAEE	3C80 4978 04F3 FFC0	2C83 2108 8C97 003F
ODD0:	38E4 B319 ACF1 FFFE	3D49 3511 DE65 270D	3CF3 5338 8FA4 3FFF	3CB8 DAC5 00D4 6F7A
ODD4:	38E0 3909 F863 81DB	3505 311D CCF3 DC04	2C83 7378 84F3 FFC0	1880 E108 CCF6 C03E
ODD8:	38E0 E110 8CF3 E79D	38F5 7110 CCF5 640C	38F5 7110 CCF6 640C	39A5 502D DCF3 EC01
ODDC:	28E2 0D00 00F3 E90D	38E8 7110 CCF3 E90C	38E5 7109 CCF3 81D0	44E5 7109 C0F4 4401
ODE0:	2C85 6178 8CF2 FFC0	2882 E108 CCF6 C03F	3110 0910 0663 FEBC	3D09 3579 DE63 FFFE
ODE4:	38F4 08A7 00F3 EF9A	3CE3 6305 84F3 E756	38E5 7111 CCF3 E79D	38E5 7010 CCF3 E40D
ODE8:	38E5 7110 CCF3 E40C	38E5 7110 CCF3 E40C		

## ADDRESS

0E00:	38E5 7109 CCD3 81E1	38E0 0910 2AF6 E40D	38E0 0910 28F3 EA3C	3880 E178 8CF3 FFC0
0E04:	3CB5 7109 CCF4 440D	2FFF F910 FE73 E80D	28FF F910 FC90 2C0D	3885 7108 CCF8 C03F
0E08:	3875 7110 CCF3 E68C	34E2 F110 CCF0 640D	44E2 F110 CF4 400D	3D45 7111 CC75 270C
0E0C:	3CF5 7110 CCF3 E40C	0405 611C CCF0 A801	28E5 7129 CC33 F800	38E5 6109 CC92 CA4C
0E10:	2CA5 411C ECF0 0801	28E5 7110 CC13 E40C	28E9 3579 D173 FFD2	2C0B 1110 CCF0 A40D
0E14:	1CE8 B110 DC73 E40D	38E5 7110 CC73 E40D	3815 7110 CCF0 E40C	596F F979 F6F3 FFF9
0E18:	28B4 B110 CCF3 E72D	38E5 71EF CCF3 E406	28B5 728C FAF3 DC55	28B5 7110 CCF3 E40D
0E1C:	28E5 7110 CCF0 3C0D	38E5 7110 8CF3 E40D	2805 411C CCF3 CAD1	28E3 7010 CCF3 E40C
0E20:	28EA B110 2CF3 E40C	38E5 7510 C083 E40C	1CE9 3709 3213 C0C9	0405 711C CCF0 2C0D
0E24:	38E5 6110 8C13 EC0C	28E5 7109 C0D1 C0C9	3815 70FF CCF3 E406	1CE5 628C BCF3 EC54
0E28:	38E5 6110 8283 E40D	34E5 7110 CC13 E40D	00E5 7110 C0D3 E40C	1805 70FF CCF3 E406
0E2C:	1CE5 628C BCF3 EC54	38E5 6110 82F3 E40D	38E5 7109 CCF3 81E0	3545 7111 CC05 270C
0E30:	3880 4978 00F3 FFC0	2C82 E108 8C56 C03F	38E5 6110 9CF3 E40D	3CE5 7311 F8F3 EABC
0E34:	28E5 7310 F8F3 E40D	28F5 7025 CCF4 85BE	38F0 0847 16F3 E9C7	14F5 70A7 CCF3 E9C6
0E38:	28F0 0910 04F3 EABD	38E4 E109 8CF4 0011	44F5 7308 FAF1 87FF	28B5 731C FAF3 E408
0E3C:	2D63 7379 F8F3 FFF0	2CA4 80C0 CCF3 E40C	38E3 5110 CCF3 E58D	40E5 7110 CC43 E40D
0E40:	28E2 D109 4CF3 C005	38B5 7110 CCF3 EA3D	3CE0 7B11 FE63 EEB3	28E5 7310 F8F3 E40D
0E44:	38E5 711C CCF4 2808	3CF5 411C CCF0 0000	28B5 7110 CC13 E40C	410B 3509 D4D3 C004
0E48:	2CE2 D110 4CF3 E40C	38E5 7111 CCF3 EABD	38E5 7110 CCF3 E40C	3CF5 411C 6CF3 C000
0E4C:	38EA A510 93F3 E40C	08E8 3510 D733 E40D	0CE5 708F CCF3 E406	38B5 708C CCF3 E858
0E50:	38B5 7149 CCF1 8000	40E5 7310 FAF3 E40D	44A4 D11C 4CF3 E40A	1853 6110 CCF3 D23D
0E54:	3913 411C 8CF3 E40A	38B3 411C 4CF3 E40B	38B3 4108 0CF3 C7FE	3CBF 8B10 00F3 E40D
0E58:	40BB 351D D803 EAD2	3905 7109 CCF3 C004	2CE2 D110 4CF3 E40C	38E5 7111 CCF3 EABD
0E5C:	38E5 7110 CCF3 E40C	3CF5 7110 CCF3 E40C	0405 611C AC3F EED1	38E3 6110 8CF3 E40C
0E60:	0CE0 0B10 20F7 240C	08E0 4825 10F3 E9AF	3833 2108 8CF3 C01E	38BF F8CB FCF3 C01F
0E64:	38E5 6105 8CF3 EDAB	28B5 7110 CCF3 E40D	38E5 6113 8CF3 EC0D	38E5 62C5 B4F3 ED9A
0E68:	38E5 6110 8CF3 EC0D	38E5 6110 8CF3 EC0D	3CE3 6310 88F3 E40D	1510 0909 12F1 E001
0E6C:	38E4 E110 8CF3 E40C	38E3 5185 CCF3 E5D7	38E5 7010 CCF3 E79D	38E5 7109 CCF0 0007
0E70:	38E5 7010 CCF3 EF9C	38E5 7109 CCF0 0032	38E5 7010 CCF3 EF9C	38E5 7109 CCF0 0034
0E74:	38E5 7010 CCF3 EF9C	38EF F909 FE70 0009	38E5 7010 CCF3 EB9D	394D 7511 DA55 270D
0E78:	38E0 5909 6EF3 C014	29E2 F11D CCF3 EFAF	38E0 4909 3873 81DE	3CE8 8509 DA51 8013
0E7C:	38F1 3045 CCF3 E897	2CE5 F109 CCF3 C008	1C82 F178 CCF3 FCD1	2C80 4908 0037 003F
0E80:	3D05 7110 CCF3 E63C	0CA5 2109 8CF4 0010	3D63 711D CCF3 DA2F	38B3 7111 8CF3 E62C
0E84:	3CB3 7111 CCF3 E62C	3CB3 7111 CCF3 E62C	3CB3 7111 CCF3 E62C	3CB3 7111 CCF3 E62C
0E88:	3CE3 7109 CCF3 C7FE	3D03 70A7 CCF3 EE8E	38E0 0909 28F3 81E0	39C2 E110 8CF7 840D
0E8C:	3880 F108 7CF7 0D3E	3C85 7178 CCF3 FFC0	2CF0 4910 0AF3 E80C	28F3 3110 CCF3 EC0D
0E90:	28AF F911 FCF3 E6CC	38A5 6910 0093 E6CC	3CF5 711C C0D1 BC01	34E5 7109 C092 CA4D
0E94:	2CA5 711C ACF1 5801	28F9 3510 D991 640D	2855 7110 C0D1 A40D	38F5 7029 CCF1 7FD2
0E98:	38F5 7111 CCF1 640C	39D5 7110 C0D7 240D	38E5 7110 8C43 CCED	38E5 71EF CCF3 E406
0E9C:	28B5 728C FAF3 D454	28B5 7110 CCF3 E40D	1065 711C 8CF4 7C00	0CA3 3110 DCF3 E6DC
0EA0:	44F3 7110 CCF3 E40C	2CE3 7110 CCF3 E40C	3CE3 7109 CCF4 0010	1CE4 F110 CCF3 E40C
0EA4:	40E3 7110 CCF3 E40C	38E5 7010 CCF3 E40D	38E5 7110 CCF3 E40C	38E5 7110 CCF3 E40C



## ADDRESS

OF00:	380D	F434	C183	F038	38E3	F109	CCF3	8165	38E5	7110	CCF3	E40C	3885	7010	CCF1	E79C
OF04:	38E5	7110	CCF3	E40C	38E1	8909	04F8	6001	38A0	0910	A903	E67D	14E5	7104	CCF7	4C0E
OF08:	28E9	3559	00B2	E000	3A15	7104	CCF2	EC83	80E5	7104	CE63	EC82	1450	190B	0053	C301
OF0C:	BCB5	70C5	CCF3	E41E	38A6	34B4	CD23	C852	386C	0824	41D3	E69B	18E9	1109	8CFE	1200
OF10:	38E8	3129	CCF2	C010	38E5	7024	CCF7	672E	3861	F110	CDE7	65F5	28E5	7104	C3C3	E44A
OF14:	1C78	B022	2CF3	F00C	38E8	3110	CCF3	E65D	1CEB	7710	31A3	E40C	5D74	8111	DCF5	E49D
OF18:	24C3	7047	CCF3	F92D	38E5	7510	D143	E66D	5D70	8179	CCF5	FFFF	58EB	6710	8483	B08D
OF1C:	38F5	7510	D142	266D	38E5	7110	CCF3	E40C	74E0	0B09	1EF3	C010	2CA8	A228	88F3	C00C
OF20:	38E5	7505	C3E3	E4F8	38EF	F904	FA93	DA67	38E5	7110	CCF3	E40C	38E5	7110	CCF3	E40C

## ADDRESS

1000:	70E5 7109 C2F3 E00E	2054 E110 8CF3 E40C	392F F0D2 CCF3 ED9C	3956 7112 CCF3 F93D
1004:	70E0 3190 CCF6 E5FD	70E7 F310 F6F3 E5ED	74F5 7000 CC94 258D	38E5 7104 CCF3 C58B
1008:	38E5 7104 CCF3 C4EA	38E5 7105 CCF3 E4F8	38E5 7105 CCF3 E4F8	38E5 7104 CCF3 C95A
100C:	38E5 7104 CCF3 C286	38EE F5A5 D5B3 E537	38EE F510 D573 E40F	3940 0911 54F5 270D
1010:	4105 70D7 C2F3 E8F8	28E5 7109 C2F3 E02B	2D04 E11C 8CF3 E40F	3880 307C CCF3 E54F
1014:	40E5 7000 C093 E40C	38E5 7105 CCF3 E4F8	38EE F5A4 C3E3 C283	38E5 7105 CCF3 E666
1018:	38E5 7105 CCF3 E866	38E5 7104 CCF3 C80E	38E5 7104 CCF3 C80E	38E5 7104 CCF3 C80E
101C:	38E5 7104 CCF3 C80E	38E5 F5A5 DFF3 E0D2	38EE F5A4 DFF3 E0D2	38E5 7184 CCF3 E506
1020:	3976 7125 CCF2 F021	3905 7080 CCF3 E40D	38E6 0113 02F2 FCBC	5402 6174 8C74 411A
1024:	38E5 71F5 CCF3 E49B	4878 56D7 F433 FD0E	3CE5 7110 CC93 DC0C	5CB3 E072 FCF3 8C0C
1028:	44D8 F100 CCF1 E40D	3888 5110 DCF1 E40C	38E0 6110 8CF1 E40A	5CA5 607E BCF3 BC04
102C:	38F5 7100 CCF4 6406	3885 7110 CCF4 6406	38E5 7110 CCF3 E40C	44E5 5210 CCF3 E40C
1030:	3976 7125 CCF2 F021	3905 7080 CCF3 E40D	38E6 0113 02F2 FCBC	5402 6164 8C74 4127
1034:	38E5 71F5 CCF3 E49B	4878 56D7 F440 FD0D	3CE3 F110 CCF3 E40D	5E93 E072 FCF3 8C0C
1038:	38D5 7100 4CF1 E40D	38E0 6110 8CD1 E40D	50A5 607E BCF3 BC0A	44E5 5210 CCF3 E40C
103C:	3888 7110 9CF1 A40D	38E0 6110 8CF1 DC0A	5CA5 607E BCF3 BC04	38F5 7100 CCF4 6406
1040:	3885 5110 86F4 6406	28E5 5310 C473 D80B	44E5 6210 C463 E40D	3875 7149 CCF1 C001
1044:	4885 631E DCF3 FC04	38E2 5000 CCF3 E40C	5D74 B111 DCF5 E49D	24C3 7047 CCF3 F944
1048:	1CE2 7000 CCF3 E40D	5CE4 B110 DCF3 E49D	24A3 7111 CCF5 E49D	24C3 7047 CCF3 F944
104C:	1CE2 7000 CCF3 E40D	60E5 7145 C4D3 E42C	38E0 0910 06F3 E40C	2948 7710 2081 E40C
1050:	60E5 7110 C8F4 0405	60B5 7110 CC14 6802	4C25 5118 EC22 FFFE	3825 7128 CCF3 C001
1054:	2CB5 7110 CCD3 E40D	42C8 B6C7 B873 ED9F	3935 7510 D843 FF0D	38ED 0525 4083 E42C
1058:	28E8 8710 2073 E4BD	38E6 7110 CCF3 E4BD	38E5 7110 CCF3 E40C	38ED 3525 C083 E42D
105C:	38E5 7129 CCF3 C000	04E5 6310 C8D3 E40C	60E5 7110 C8F4 00B5	38B5 411D 4C94 68B2
1060:	60A5 7118 C4F2 FFFE	38A5 7110 8CF3 E40C	42C8 A6C7 F673 E99E	3935 7110 CCF3 FFOC
1064:	4CB5 631E DEF3 F406	38C5 7110 8CF5 240C	38A5 7010 CCF8 240D	38E0 5910 2473 E40D
1068:	39E5 7110 CCF3 E40C	39D2 F025 CCF1 E510	38E8 B510 9783 DC0D	38B5 6111 CCF3 E66C
106C:	40A5 7110 CCF3 E6BD	38F2 F0D7 DCF3 E9E3	2CEB 3909 D783 C525	2CF2 F110 CCF3 E40D
1070:	2CB8 B510 D72E E40D	3CEB 3510 C443 E40C	28A5 7110 CC73 E6BD	38E5 7110 CCF3 E40C
1074:	40F5 7110 C0F3 E40D	4078 6710 E443 E4BD	38E2 F110 CCF6 E40D	38F5 7025 CCF1 E511
1078:	38D5 7110 8CF8 E40C	38A1 F110 CCF7 640C	3C72 F0F1 CCF3 DD90	2C70 E110 8C93 DD80
107C:	2CB2 F025 CCF3 E510	3CFB 3508 CC88 01FE	3CA5 7067 CC73 DD11	28D4 0D11 00F3 E66C
1080:	28A3 7108 CCF3 DFFE	3CB7 F110 CCF3 EC0D	38F5 6110 FC98 640C	38A5 5380 F4F8 AC0D
1084:	38B7 2795 8443 E5F8	38E8 7110 CCF3 E40D	38E5 7149 CCF3 E001	38A9 33AD C8F3 DC03
1088:	38E8 A445 98F3 EE3E	34E5 7110 CCF3 FC0C	38B5 711E CCF3 E807	4605 7110 CC86 240C
108C:	3A15 7110 CCF5 3F0D	3A15 7110 CCF4 E40C	3A28 7110 CCF3 240C	38E5 71A0 CCD3 E59D
1090:	3E37 F110 CCF2 E40C	5D74 B12E DCF5 F098	24E3 7140 CCF3 E40D	38E3 6110 4CF3 FCAC
1094:	3973 6109 CCF5 C008	44E3 7110 CC35 AC0D	58E3 6110 ECF3 E46C	38EE B549 C324 3E02
1098:	38E5 7559 C324 0003	38E5 7175 CCF3 E481	6100 8B08 00F1 800F	60EF 9C0D FEF4 68FE
109C:	38E8 A109 9CF4 4008	38E8 7110 CCF3 E40D	44E8 1310 8CF3 E40D	38E4 7010 CCF3 E40C
10A0:	38E0 0900 0A73 E5CD	34EA F109 CCF1 C008	38E7 3104 CCF3 FC50	08E5 4309 04F1 4040
10A4:	5CE5 7025 CCD3 EBEF	38EF 7425 DF33 CAAB	3995 4110 C2F7 E40C	5572 61F5 8C72 E6A6
10A8:	48AB 66D7 BF73 EFDf	38E7 C310 F6F8 1ECC	38E5 4025 42F3 C3F7	5572 61F5 8C73 E688
10AC:	48AB 66D7 BF73 EFDf	38E5 5080 CD03 C59D	38E8 0510 9CD3 058C	3CFE 7180 C664 2406
10B0:	3CF5 7110 C464 2405	38E5 4110 3C03 E40C	38E5 4110 5C13 E40D	38E5 4110 8C23 E40C
10B4:	38E5 41C5 DC33 E75A	38E5 41C5 DC33 DBEA	38E5 3425 DB93 0B2F	38E5 B510 DBB3 E58D
10B8:	38E5 7510 DB03 E5AC	38E2 71A0 DD03 E59D	28E6 B305 9CF3 E68E	3A0A 0511 DBE3 280C
10BC:	38BF 351E DAF3 FDB5	38C5 751E DAF3 FC06	38E5 71D0 CCF3 E40C	394B 3579 C1F5 3FFE
10C0:	38E5 5025 4C63 CBEE	38E5 71C5 CCF3 E786	38EE B585 DC83 E712	38F5 7180 CCF4 2406
10C4:	38F5 4110 8C24 25A4	38E5 41C5 DC33 E793	390B 04C7 9FB3 DBEA	38E4 3585 DBE3 E713
10C8:	3A05 7111 CCF8 26CD	38BF 351E DC33 FDB5	38C5 751E DC33 FC06	38E5 71C5 CCF4 179A
10CC:	38E5 7105 CCF3 E73E	38E5 71C5 CCF4 179A	3C7E 7110 C863 E40C	3CE6 3110 C463 E40D
10D0:	38E5 4110 3C03 E40C	38E5 41C5 DC33 E787	390B 04C7 9FB3 DBE8	38E4 3595 DBE3 E73F
10D4:	80E2 7110 DD03 E40D	28E6 7305 9CF3 E73B	18E5 5110 02F3 E65C	5572 61F5 8C73 E766
10D8:	48AB 66D7 BF73 EFDf	3C65 7030 CCF3 D26C	80E2 7100 CCF1 A806	38F5 3110 CCF1 A0D5
10DC:	38E8 3110 CCF3 E40C	40E5 5110 02F3 E65D	5572 61F5 8C73 E782	48AB 66D7 BF73 EFDf
10E0:	3D05 7030 CCF3 D26D	80E2 7100 CCF4 2807	38E5 7110 CCF4 2005	38E8 3110 CCF3 E40C

## ADDRESS

10E4: 38EF 3110 CCF3 E40D  
 10E8: 48AB 66D7 BF73 EFD9  
 10EC: 38E8 3110 CCF3 E40C  
 10F0: 3C65 7030 CCF3 D26D  
 10F4: 4D85 6110 8C7F 240D  
 10F8: 48B5 631E DCF3 E804  
 10FC: 38E5 7010 CCF3 E40D  
 1100: 38E6 7104 CCF3 FC50  
 1104: 38E5 4110 82F1 E19D  
 1108: 5D95 7110 CCF3 E40D  
 110C: 39A5 7549 D104 4000  
 1110: 38EA 11C 8C7F C54E  
 1114: 3CE6 3025 C473 C0D3  
 1118: 34AC 230E 9CF3 FC05  
 111C: 38E2 51A5 CCF3 E47E  
 1120: 38EA 3580 D323 EA9D  
 1124: 3CEE 7110 C673 E40D  
 1128: 08E5 5111 C2F0 440D  
 112C: 3C25 70B0 CCF3 DC0D  
 1130: 38EA 3510 D323 EA9D  
 1134: 38FE D180 1C43 E4E4  
 1138: 48B5 631E DCF3 FC04  
 113C: 2CE9 9510 15E3 C5C2  
 1140: 3CE7 7113 CCF3 81DC  
 1144: 38E0 0919 40F3 E00D  
 1148: 34E2 7110 DC93 E40C  
 114C: 3CEE F110 C673 E40C  
 1150: 387E F510 D4D4 240B  
 1154: 38B5 70C2 CCF3 DC0C  
 1158: 387B 56D7 F5E3 ED7B  
 115C: 00EA C110 CCF3 DCOA  
 1160: 38EF 35C5 C6B3 E5B9  
 1164: 38E7 4110 04D2 C9D4  
 1168: 34D9 B465 5A13 E287  
 116C: 54E2 61F5 8C73 E5B8  
 1170: 38E5 6105 CD43 E78E  
 1174: 38E5 6110 C6F3 DC04  
 1178: 38E5 411C C2F3 CD4E  
 117C: 54E2 61F5 8C79 DFBF  
 1180: 38E0 0909 827D 00E1  
 1184: 38E5 71C5 CCF1 FE6E  
 1188: 30C5 7110 CC92 E40D  
 1192: 38E7 63D7 F5C3 E642  
 1196: 38E5 7105 CCF1 FF7B  
 119A: 2CE5 5305 9CF1 FF7B  
 119E: 2CE5 5310 9CF3 FC0C  
 119C: 38B5 70C7 CCF3 EA7E  
 11A0: 8CE3 7110 CCF3 E40C  
 11A4: 38E5 7110 CCF3 E40D  
 11A8: 10E5 5310 CCF3 E65D  
 11AC: 38E5 7110 CCF3 E45C  
 11B0: 38E7 3110 CCF3 E44D  
 11B4: 1D0B 76D7 BDB3 DF6E  
 11B8: 10E5 5310 9CF1 FE5C  
 11BC: 38E5 7110 CCF2 EC5A  
 11C0: 38E5 7110 DBA3 D804  
 11C4: 38A5 751E DBA3 D804  
 38E8 3110 CCF3 E40C  
 3D05 7030 CCF3 D26D  
 18E5 5110 02F3 E65C  
 38F5 6149 8461 A807  
 4CA5 631E 9EF3 F406  
 38E2 5000 CCF3 E40C  
 38E5 51C5 4C63 E786  
 3805 4024 42F3 C4D2  
 54E2 61F5 8C73 E41F  
 48E5 7110 CCF3 CDC3  
 4A95 7110 CCF3 E5DD  
 38F6 3110 CCF1 A409  
 38E5 4110 3C03 E40C  
 34C5 731E 5EF3 FC06  
 38E6 9185 CA63 E48A  
 10E5 7305 9CF3 E453  
 38E8 0510 1341 9C0A  
 44E2 E1D6 8CF0 88AE  
 38EE A110 8671 E804  
 10E5 7305 9CF3 E49A  
 2865 731D 9CF3 EED2  
 38E2 5000 CCF3 E40C  
 54E2 61F5 CCF3 E4FF  
 38E7 C310 78F4 2808  
 28E8 97A0 F4A3 EC5C  
 38A5 751E D423 FDB5  
 3CE6 B085 C473 E55B  
 34E2 7110 DC93 E40C  
 38E5 7109 CCF1 C06D  
 3CE7 71A1 C493 E79D  
 34E3 6310 C4F3 E40D  
 38E5 7010 CCF3 E40D  
 38EB 2425 9A13 EE87  
 8617 7112 AD08 3C0C  
 48AB 66D7 BA53 DA96  
 38E8 D595 5743 E5DB  
 24E3 6310 84F3 E40C  
 54E2 61F5 8C73 E5EE  
 48AB 66D7 BA53 DA96  
 38E5 5109 7C54 040D  
 8215 7110 CC92 E40C  
 38E5 7110 CCF2 DC0C  
 3875 7149 CCF1 C001  
 39FF 3512 DB13 A40D  
 39F1 74C7 DAB3 DEC3  
 3CEE 7110 C673 E40D  
 38EE 7510 DB23 E45D  
 39FF 3510 DC63 A40C  
 391E B4C7 DC13 DF16  
 39D5 518D 5C53 FD03  
 38E7 3110 CCF1 FC46

40E5 5110 02F3 E65D  
 80E2 7100 CCF4 2807  
 5572 61F5 8C73 E7C3  
 80E3 700E CCF3 E40D  
 38E5 7510 DA93 E40C  
 390C 3112 CCF3 DB9C  
 38E5 7510 DC33 E40C  
 5572 61F5 8C72 E413  
 48AB 66D7 B373 FCDE  
 55E5 6110 CCF4 640D  
 5D35 7110 CCF3 E40C  
 08EB 0710 5243 E40C  
 0CE5 5111 C2F0 440C  
 3C35 70B0 CCF3 DC0C  
 38E6 3105 CCF3 E453  
 38E2 5025 5C53 C0D3  
 38E8 0510 1341 9C0A  
 34AC 230E 9CF3 FC05  
 38E5 7510 D263 E5AC  
 1145 7379 9CF3 FFFF  
 38E5 7010 CCF3 E40D  
 397D 3525 C082 F02D  
 48AB 66D7 BA53 FE96  
 3CEE F110 C673 E40C  
 38E0 0905 60F4 2D0F  
 40EE D310 C4F3 E44C  
 1130 0910 60F3 E45D  
 38A5 751E D4C3 FDBA  
 38E5 7105 CCF3 E78F  
 00E8 C113 CCF3 E79C  
 74EA F110 CCF3 E4CC  
 38E0 0910 0873 E40C  
 38E7 0110 0718 4807  
 3975 7110 BCF1 A40C  
 3CE5 70B0 CD33 D40D  
 38E5 7110 C4F3 DC0B  
 38EE B180 FD28 A40D  
 48AB 66D7 BA53 DA96  
 38E8 C110 4CF1 1C0D  
 8205 7110 CCF3 E40C  
 8605 6310 94F3 E40C  
 38D5 70C5 CCF7 FE7E  
 8E45 6310 CCF3 E65E  
 3875 771D F9B3 EED2  
 38B5 7510 D9B3 DEC1  
 38B5 711D CCF3 EAD2  
 38B5 751D DA13 EAD3  
 38E3 F110 CCF3 E7EC  
 48B5 631E DC93 D804  
 3CEE 7110 C673 E40D  
 38E2 5080 1C43 E59C  
 3CE6 3085 C473 E773  
 38E2 5080 1C43 E59C  
 3CEE 7110 C673 E40D  
 390F 7510 DBB1 E5AD  
 28E6 D305 9CF3 E65D  
 3CEE 7110 C673 E40D

5572 61F5 8C73 E7A6  
 38E5 7110 CCF4 2005  
 48AB 66D7 BF73 EFD9  
 38E5 4110 C2F2 F40D  
 5C75 7149 CCF1 C000  
 38E1 3110 CCF3 E4AC  
 38E0 0910 0873 E5BC  
 48AB 66D7 B373 ECD9  
 3905 50B5 CC53 E436  
 48A5 6072 AC3F FC0D  
 38E5 7110 CCF3 E40C  
 3CEE 7110 C673 E40D  
 44E2 E1D6 8CF0 88E7  
 38E5 6110 8671 E805  
 3876 D1D 1C43 DAD2  
 28E6 7305 9CF3 E44F  
 38E5 4110 3C03 E40C  
 34C5 731E 5EF3 C06E  
 3876 D1D 1C43 DAD2  
 38BB 3510 C1F5 240C  
 3875 7149 CCF1 C001  
 38EB 0579 15E3 FFC7  
 38E5 5110 CC93 E40D  
 3CE6 B085 C473 E54F  
 40E3 6310 84F3 E40C  
 38E3 6109 8CF4 4073  
 287B 56D7 F5E3 ED7B  
 38E5 7109 CCF3 C040  
 38E0 0908 60F3 C073  
 40E3 5313 C4F3 E40D  
 38E3 B110 CCF3 E7ED  
 38EF F904 C693 FC50  
 28BB 76D7 BA13 FE86  
 28A5 4110 42F1 440D  
 38E5 6110 8671 E805  
 2CE3 6305 84F3 E50B  
 38E5 7113 CD28 A40C  
 38E5 4110 42F1 5E9C  
 38F6 7110 CCF2 E586  
 2CAB 66D7 BD47 EEA2  
 2CAB 70D2 6CF3 FC0C  
 8615 71C5 CCF3 E6F8  
 8E45 6310 CCF3 E65E  
 88E7 F111 CCF3 D69D  
 38EE 5111 D9B3 D69D  
 9245 7110 CCF3 E69D  
 90E4 7110 CCF3 E40C  
 38EF 35C5 C6B3 E5AD  
 38E2 5100 CCF3 E40C  
 3CE6 3085 C473 E773  
 38A5 751E DAA3 D805  
 38E5 7110 CCF3 E40C  
 38A5 751E DB13 D805  
 3CE6 3085 C472 DF73  
 38E2 5080 1C43 E59C  
 3CE2 5080 1C43 E59C  
 3CE6 3085 C472 DF73

## ADDRESS

11C8:	8CE5	7111	C8F3	D40C	90E8	A110	ECF3	E80C	2CE5	5310	C532	FC0B	1D0B	76D7	BDB3	DF6E
11CC:	38EE	B580	DD03	E45C	38E6	B105	CCF3	E71F	38E2	5080	1C43	E59C	38A5	751E	DCB3	D805
11D0:	3875	5180	5C53	FED3	28E6	D305	9CF3	E71F	38E2	5080	1C43	E59C	38A5	751E	DCB3	D805
11D4:	10E5	5310	9CF1	F55C	39F6	B510	DD83	A40C	40E5	7085	CC72	DF63	38E6	B110	CCF3	E45C
11D8:	38E5	5085	CAF2	DF72	3906	D11D	CCF3	E40D	38A5	751E	DCB3	D854	38E5	7110	CCF3	E50D
11DC:	38EC	3510	DDD3	E66C	38E8	3110	CCF3	E40C	38E0	0910	60F3	E40C	1C7B	21A9	ACF3	CO21
11E0:	2C78	3109	CC71	CO32	38E5	71A9	CCF1	COF6	38E8	3109	CCF1	CO7A	38E0	0910	80F3	E59C
11E4:	1CEB	6110	ACF3	ESAD	38E8	3109	CCF3	CO92	1C7B	6179	ECF3	FFEO	38E8	2110	CC73	E58C
11E8:	38C0	08C9	60F3	FF0A	38E5	6000	8CF1	E80D	3876	E809	8CF3	FF07	38E0	0800	A4F1	E80C
11EC:	1C7B	6179	ACF3	FFCF	38E8	2110	CC73	E40C	38E8	7000	CCF3	ESAD	38E0	0910	80F3	E40D
11F0:	6110	ACF3	FF0A	FF0A	38E8	3109	CCF3	CO22	1C7B	6179	ECF3	FF07	38E8	2110	CC73	E40C
11F4:	3870	80C9	60F3	FF0A	38E5	6000	CCF3	E80D	3876	60C8	8CF3	FF08	38E0	0800	CCF3	E80C
11F8:	1C7B	6179	ACF3	FFCF	38E8	2110	CC73	E40C	38E5	7000	CCF3	E40C	38E0	0910	40F3	E59C
11FC:	3876	B0C2	CCF3	E80D	38E0	0800	58F3	E40C	3876	30C2	CCF3	E80C	38E0	0800	5AF3	E40C
1200:	3876	F0C2	CCF3	E80C	38E5	7000	CCF3	E40C	38E8	3110	CCF3	ESCD	38E0	0979	0674	7FC7
1204:	38E5	7104	CCF3	FC50	5CE5	7025	CC83	C13E	3917	00E5	82F3	C13F	54E2	61F5	8C73	E428
1208:	48AB	66D7	B533	D94E	38E7	4110	42F1	5E9D	54E2	61F5	8C73	E432	48AB	66D7	B533	D94E
120C:	38E8	C110	ACF3	G94F	3876	7110	CCF2	E58E	38E5	7110	CCF1	E40C	38E5	5109	CC43	0060
1210:	38E0	0909	72D4	40A1	34E5	7110	CCF3	E40D	38A5	7108	CCF3	CO0E	38E8	2625	D233	EC83
1214:	38E8	2710	92C3	E40C	38E8	2710	9347	CO0D	38E5	7104	CCF3	C8E2	38E7	7105	CCF3	E52A
1218:	3CE5	7180	C673	E40D	3CE5	7000	C473	E58D	38E2	5000	1C43	E59D	38EE	B110	CCF2	DC0D
121C:	38E8	3110	CCF3	FDAB	3876	D11D	5C53	EED3	38A5	711E	CCF3	D805	38E5	7000	CCF3	E40C
1220:	38E5	7513	D187	CO0D	38E5	5104	CC33	C8E3	38E5	75C5	D283	E53F	38E5	7113	CCF7	CO0D
1224:	38E5	7104	CCF3	C8E2	10E5	53C5	8CF3	E53F	38E5	7510	D183	E40C	38E5	5110	CC33	E40D
1228:	390B	0710	11B1	E40C	38E5	4110	CC78	278C	38E5	7104	CCF3	C7E7	38E5	75C5	D3F3	E53F
122C:	38E0	0905	40B3	E4E3	3837	10C7	CC33	DC8E	38E7	7109	CCF1	COE1	38E5	7104	CCF3	C78F
1230:	1D0B	76D7	B4E3	DD3A	38E5	7513	D1B7	CO0D	38E5	7104	CCF3	C8E2	38E5	75C5	D3D3	E53E
1234:	38E5	7113	CCF7	CO0D	38E5	7104	CCF3	C6E2	10E5	53C5	8CF3	E53F	38E0	0905	4033	E4E3
1238:	383F	34C2	D3A3	DC0C	38E5	7109	CCF1	C78E	38E5	5104	CC33	C78E	1D0B	76D7	B4E3	DD3A
123C:	38E5	7510	D1B3	E40C	38E5	4110	CC78	276C	38E5	7104	CCF3	C78F	3A07	7045	CCF3	E518
1240:	38E5	7110	CCF3	D89D	38E5	7110	CCF1	FC0D	38E5	7104	CCF3	C77A	38F5	7110	CCF3	E408
1244:	38B5	7510	DAF3	DED2	38E5	7111	CCF3	D89C	2CE5	5310	9CF1	FC0D	38E5	7104	CCF3	C77A
1248:	38F5	7110	CCF3	E40B	38B5	7510	DAF3	DED2	38EE	F511	DAF3	DC9D	2CE5	5310	9CF3	FC0C
124C:	38F5	6110	CAF3	E405	38B5	751D	DAF3	EAD3	38E5	7110	CCF3	E5CD	34EA	F110	CCF3	E40C
1250:	38E3	B110	CCF3	E7ED	38EF	35C5	C6E3	E5AD	38E5	7010	CCF3	E40D	3875	71A9	CCF1	CO01
1254:	48B5	831E	DCF3	D804	38E2	5000	CCF3	E40C	38E0	0909	0878	0041	38E5	7104	CD03	FC51
1258:	38E5	0509	15C8	4049	38E7	4110	4D08	4855	38EA	8110	ACF8	086E	38E7	7105	CCF3	E42C
1262:	38E5	7113	CCF0	27ED	3975	4111	82F1	A40C	54E2	61F5	8C73	E582	48AB	66D7	B533	D94E
1266:	38E5	4110	42F1	E59C	54E2	61F5	8C73	E58E	48AB	66D7	B533	D94E	38E5	511C	CC43	C94E
126A:	38F8	C110	ACF2	E587	5CE5	7104	CC63	E93E	38E5	7104	CC63	E93E	38E5	7105	CCF3	E60F
126E:	38E5	7109	CCF3	CO08	40E0	181E	EOF3	EC08	38E5	6023	8293	EC0D	38E5	6109	8CF3	E4E0
126C:	2CE4	E110	8CF3	E40C	38E0	3110	CCF3	E40D	38E5	7110	CCF3	E40C	38E8	3110	CCF3	E40C
1270:	38E5	7433	D8A3	E646	38E5	7514	D9E3	E40E	34DA	4435	D9E3	E6E6	34DA	F435	DB93	E70F
1274:	34DA	F435	DC33	E737	38E5	7510	DD53	E40D	38E5	7510	DEA3	E40D	34DA	F434	DF03	CC3F
1278:	74E8	F510	DD73	CE53	4085	6110	CC76	E40D	4CA5	631E	9EF3	F667	4CE5	7110	CD38	F40D
127C:	38E0	D000	CD13	E40C	3995	4110	C2F6	E40D	54E2	61F5	8C73	E603	48AB	66D7	B533	D94E
1280:	48E5	7110	CD33	E66D	38E0	D110	CD18	D80D	38E2	5000	CCF3	E40C	38E8	0800	DC33	CC0C
1284:	84F0	F000	DD14	2404	30F5	7110	CC74	2406	763A	F110	CCF3	E40C	8C78	131E	DCF3	EC0A
1288:	8C75	531E	DCF3	E004	38E5	7000	CCF3	E40C	3905	7108	CCF4	001F	38B5	7024	CCF3	CA0F
1290:	3905	7109	CCF3	400C	38E5	7104	CCF3	CA0F	38E5	7110	CCF3	CA0F	38E5	7104	CCF3	C82B
1294:	3905	7579	8DA4	3FFE	3900	0908	40D4	001F	38B5	7024	CCF3	CA0F	3905	7110	CCF3	E40C
1298:	38B5	7024	CCF3	CO6F	38E5	7104	CCF3	CC1B	38E0	0909	82F3	COB5	2875	5077	ECF3	EE6E
129C:	38E0	0909	C2F3	COF5	2875	5077	ECF3	EE6E	1CE8	8710	B9D3	E40D	38E5	7104	CCF3	CC2B
129E:	3905	7579	D944	3FFF	38E5	7104	CCF3	CC96	3900	0908	4154	001F	38B0	0824	6163	CA0E
12A0:	3905	7110	CCF3	E40C	38BF	3424	DB33	CC6F	38E5	7104	CCF3	CC1B	94D8	96B0	FA93	CO02
12A4:	94D5	7110	CC71	E40C	38E5	7104	CCF3	CC2B	3905	7579	DA14	3FEF	38E8	7024	CCF3	CC6F
12A8:	38E5	7104	CCF3	CC1B	98D8	96B0	FAD3	CO03	3A05	7110	CCF1	E40D	38E5	7104	CCF3	CC2B

## ADDRESS

12AC:	3905 7579 DA74 3FFF	38E0 0910 08F3 E40D	34E8 A710 BB43 E40D	3A15 5110 CCD1 E40C
12BA:	38E5 7194 CCF3 CC2B	38E5 7105 8C73 E6D2	38B5 7024 CCF3 CC8F	38E5 7104 CCF3 CC1B
12B8:	38E7 3109 CCF3 C073	387B 56D7 FB83 EEE2	38E5 7104 CCF3 CC2B	3905 7579 DB24 3FFE
12B8:	38E5 7104 CCF3 CC86	3905 7108 CCF4 001F	38B5 7024 CCF3 CA0F	3905 7110 CCF4 640C
12BC:	38E5 7104 CCF3 CA0F	38E8 F510 DBF1 E40C	38E7 7119 CCF3 E40C	4115 7110 CC73 E40C
12C0:	38B5 7024 CCF3 CC6F	38E5 7104 CCF3 CC2B	3915 7579 DC04 7FFE	3905 7108 CCF4 001F
12C4:	38B5 7024 CCF3 CA0F	3905 7110 CCF4 640C	38B5 7024 CCF3 CC6F	38E5 7104 CCF3 CA0F
12C8:	3608 F510 DCA1 E40D	38EF 7110 CCF3 E40C	40E5 7110 CC73 E40D	38E5 7104 CCF3 CC2B
12CC:	3915 7579 DC64 7FFE	3900 1908 0094 001E	38B5 7024 CCF3 CA0F	3905 7110 CCF3 E40C
12D0:	38DF 742D DD43 EC04	3905 717A CCF4 3E00	38E5 4110 FCF3 E40C	40E5 8104 CC33 CC6A
12D4:	38E5 7104 CCF3 CC6F	3900 0094 001E 001E	3904 7024 CCF3 CA0F	3905 7104 CCF3 CC6A
12D8:	5CD5 702D DC63 EC04	3908 F57A 9E54 3E00	38EE F511 DDE3 D69C	2CE5 5310 98F3 FC0D
12DC:	38F5 6110 CAF3 E405	38B5 711D CCF3 EAD2	4105 4112 A2F0 880C	54E2 61F6 8C73 E786
12E0:	48AB 66D7 B533 D94E	38E2 5110 CCF3 DE9C	38E5 511C FC53 C94F	84F0 F110 CCF2 E40E
12E4:	5CE5 7104 CC83 CC6E	4105 4112 62F0 440C	54E2 61F5 8C73 E7A2	48AB 66D7 B533 D94E
12E8:	38E8 C110 CCF1 D8D0	5CE6 7104 CC83 CC6E	3905 7108 CCF3 C01E	34BA F509 DED4 0040
12EC:	3A0F 7110 CCF1 E40D	40F5 7110 CC73 E40D	38E5 7104 CCF3 CC2B	38E5 7104 CCF3 CC6F
12F0:	6100 2B08 00D4 401E	38B5 6024 CC93 CC6E	38B8 B425 9F83 E7DE	38E5 7104 CCF3 CA0F
12F4:	3905 7110 CCF1 E40D	38E5 7104 CCF3 CC2B	3915 7579 DF24 7FFF	34E5 4024 CC33 CC6A
12F8:	34E5 4024 CCF3 C9E2	3915 7110 CCF3 E40D	38B5 7024 CCF3 CC6F	38E5 7104 CCF3 CA0F
12FC:	3905 7110 CCF1 E40D	38E5 7104 CCF3 CC2B	3915 7579 DFA4 7FFE	38E5 7110 CCF3 E40C
1300:	38E5 7175 CCF3 E460	3803 F110 CCF1 E79D	38E8 7110 CCF3 E40D	38ED B575 C183 E46C
1304:	3813 F110 CCF1 E79C	3803 F510 C071 A780	3C45 718E C673 D804	38E5 4000 5C13 E58D
1308:	3C45 711E C473 D994	38E2 5010 1C43 E40C	38EE 8110 9C22 DC0C	38E8 3110 CCF3 FDAB
130C:	3875 511D 5C53 EFD2	28E6 D310 9CF3 E40C	38E5 7000 CCF3 E40C	40E0 0810 1E93 E40D
1310:	38E5 6109 82F3 E62A	2CE4 E109 8CF3 C013	38D0 30D7 CCF3 EC6F	38E5 7110 CCF3 E40C
1314:	38E8 3110 CCF3 E40C	34DA F435 D263 E4B7	34DA F435 D303 E4C7	34DA F435 D323 E4F6
1318:	34DA F435 D3F3 E51B	34DA F435 D4B3 E536	38E5 7104 CCF3 C9E2	38FA 3510 D1D3 E40D
131C:	38E5 7104 CCF3 C98F	38EE F511 D213 D68C	2CE5 5310 9CF3 FC0D	38E5 8110 CAF3 E405
1320:	38B5 711D CCF3 EAD2	38E7 F148 C473 C000	2E05 6310 8473 E4FB	3415 7110 CCF0 2CF2
1324:	38E5 7513 C1F1 A40C	38E5 7110 CCF3 E5CD	38EE F511 D2A3 D69D	2CE5 5310 9CF3 FC0C
1328:	38F5 6110 CAF3 E405	38B5 711D CCF3 EAD2	38E5 7110 CC03 E4D3	38E5 71C5 CCF3 E5AC
132C:	38E5 7010 CCF3 E40D	3A1F 3510 D2F1 E40C	38E5 7104 CCF3 CC2B	38E5 7104 CCF3 CC6F
1330:	38E7 3104 CCF3 CC6F	38E7 7104 CCF3 CC6E	38E0 0904 4093 CC1A	38DF 3A02 D353 CC0D
1334:	38E5 7109 CCF1 C06D	38E0 0909 6093 C073	287B 56D7 F253 EC97	34E5 5109 EC93 C200
1338:	60EB 2310 08F3 E5AD	38E6 F104 CCF3 C77B	38E7 C304 B6F3 CC2B	38E5 3510 D1B3 E40D
133C:	38D5 74C5 D1B3 E4C3	38E5 7104 CCF3 CA0F	3905 7104 CCF8 0C6E	60E0 2804 00D3 CA0F
1340:	3908 B508 9444 401E	3905 7108 CCF3 C1E0	38E0 091E 08F3 EC08	38EB 2110 BCF4 6C02
1344:	3915 7109 CCF8 4041	38E5 7104 CCF3 CC6F	60E0 2B04 0093 CA0E	3905 7104 CCF8 4A0F
1348:	38D5 7020 CCF3 E40D	3905 7110 CCF8 640C	38E5 7104 CCF3 CC6F	38E5 7104 CCF3 CA0F
134C:	40E5 7104 CD03 CC6E	80E5 7104 CCD3 GA0E	3905 7108 BD03 C101	38EB 2420 9533 EC0C
1350:	3905 717A CCF4 3E00	38E5 7110 CCF3 E40C	40E5 4104 FC33 CC6A	38E5 7104 CCF3 CC6F
1354:	38E9 7515 0B96 E528	38E7 F148 C473 C000	24E3 7140 CCF5 E9D0	74FA 2510 9CF3 FFD0
1358:	3CA0 F030 CCF3 E5C3	68F2 2A11 0093 E6DC	70CB 6025 CCF3 F729	38E1 3513 E073 EEDC
135C:	68DA F0C0 CEF3 E79C	38F3 7045 CCF3 E679	38E1 3010 DCF3 E40C	3CF4 F02D CCF3 EB93
1360:	34F3 7011 CAF3 E79C	3CE2 F510 C9E3 E5CC	059D 3525 C084 242C	39A7 F82D FEF3 E800
1364:	38E2 0931 70F3 E90C	40B5 711D CC13 E902	5415 711D CC05 4009	38C8 7108 CCF6 41FF
1368:	74EA F4F5 D6B3 E528	68E8 F529 D6C1 C001	60B5 6307 C4B3 E41C	60E5 6305 C8B3 E41D
136C:	60E5 70E5 C4B3 E610	5D74 B12E DCF2 F099	24B3 7140 CCF5 E9D0	3945 6179 CCF5 3FF0
1370:	70E5 6110 CC9C F8AC	54B5 82A7 CCF3 E048	39A5 7110 CCF8 240C	35E8 4110 CCF3 E40D
1374:	38R5 7510 C066 240D	5D74 B12E DCF2 F099	24B3 7140 CCF5 E40C	70E8 8113 CCF1 FC0C
1378:	2CA2 B51D F7B4 3CAD	58B9 2647 E493 F948	3905 7510 C075 E40C	3D65 5247 EC93 FD25
137C:	58A3 2647 A493 F948	58D5 7510 C075 E40C	5D74 B12E DCF5 F098	24E3 7104 CCF3 E49D
1380:	74E7 F110 CA91 38AD	5CA9 2628 E523 E001	5CE0 B0F5 CC73 E529	35A7 F1A5 C068 665A
1384:	6155 711D CD68 4A0D	1997 F1A5 C068 E663	2927 F1A5 C0F9 266F	18E7 D1A5 8069 747E
1388:	2977 71A5 C06A 6633	39B5 61A4 CD92 E932	19E9 1510 9A81 640C	7478 F104 CCF3 E40C
138C:	58B9 2647 FAB3 FAAB	5615 70CD CCF3 FC00	4955 6072 ACF3 F9ED	6167 F100 CCF3 E40C

## ADDRESS

1390	4959 2647 FAB3 EEF4	4925 5112 2CF3 F80C	3A17 F9E8 FEF6 81FF	38A2 0901 00F3 E50D
1394	68BA F11D CCF3 E902	38EE 8410 C843 E40D	58E9 1713 C491 DEAC	38F5 7000 CCF8 840D
1398	38F0 9110 CCF5 640D	58EA A110 8CF1 EA0C	18F5 7408 DB06 41FF	3859 1710 DB03 E40C
139C	38F0 9000 DCF4 AC0C	5859 9110 DAF3 E40D	38F0 9110 DCF2 AC0C	18B5 7000 CCF1 240C
13A0	58F9 1710 DAE4 240C	60BA B118 CCF4 5E00	40AC 3168 CCB3 E1FE	44E5 6203 C4B1 DEAC
13A4	58F9 1710 DAD3 E40D	2CE5 7003 CCC1 DEAD	3950 9110 FC73 E40C	58F9 1600 DAC5 AC0C
13A8	1559 1710 DAC3 E40C	38F5 7000 CCF5 EC0C	38E5 7110 CCF3 E5CD	3A95 7110 CCF5 E40C
13AC	3855 7110 CCF5 A40C	9CE5 7110 CCC3 E40D	9A55 7110 CCB2 A40D	3A45 7110 CCF4 A40D
13B0	3A35 7110 CCF6 640D	3A25 7505 C525 8525	7577 F310 F6F1 F00C	28B7 F3A7 F692 E9FA
13B4	29E7 F3A5 F891 E6FB	3845 610C CCF3 E40C	6155 7105 CC91 E4FB	44E5 6203 C4B1 DEAC
13B8	28E7 F3A5 F891 AFA	712B 35A5 DCA1 E6FA	34D7 F228 F6F3 C007	54EE B4F5 DC53 E528
13BC	75A9 F510 DBE1 E80D	38E5 7010 CCF3 E40D	5D54 B172 DCF1 DC6C	3A45 7002 CCF3 F88C
13C0	1CB3 711C CCF3 E55D	3578 31E6 CCF5 E70B	5D75 70AE CC74 C998	24E3 7021 CCF3 EC9C
13C4	3905 7512 C525 DCAC	5D94 B160 DCF1 E46D	24E3 7110 CCF1 E88D	24E3 7161 CCF5 EC6C
13C8	54E5 7003 CC05 DC8C	5578 8047 CCF3 F80A	5CE2 B110 CCF3 B00D	396D F4D7 C073 E81D
13CC	3CE5 711C CC35 E08C	2CE2 2510 DCB3 E44D	3815 7110 CCF0 E40C	3835 7110 C070 679C
13D0	3805 7110 CCF3 A40C	3828 7110 CCF0 278C	0015 7110 CC13 E40C	2CE5 3010 CCF0 F40D
13D4	00E5 7110 CCF3 E40D	38E1 2010 4C03 E40D	3805 7110 CCF0 640C	0425 7105 CC23 E74E
13D8	04E5 7110 CCF3 E40C	38E5 6010 4C13 E40C	38E5 7110 CC93 E40C	70E5 6510 1E02 E40D
13DC	2885 728C F8F3 E456	30C1 3110 CC23 E40D	3885 7110 8CF0 678D	38A8 7110 CCF0 278D
13E0	00A5 7108 CCF3 807E	0818 308E CCF3 E459	70E5 6510 1E03 E40C	2885 728C FAF3 E457
13E4	30C1 3105 CC23 E77B	0025 7108 CDD4 07FF	0488 8269 04F4 7C01	40E8 3510 DEE2 E58D
13E8	38E5 7109 CC91 C201	441E 711E CCF3 E408	2889 931C F8F0 8446	3090 4D10 00F3 E40C
13EC	2CA5 6110 CC00 A79D	38E5 7010 8C03 E40C	38E5 7509 DEC3 C055	3805 7105 CCF3 E74E
13F0	0405 751C CFF3 C3C0	3805 7510 C073 E7AD	74E5 7309 F694 0005	60AA B4A4 C4A3 FC01
13F4	390D 3526 C083 E42D	2D0B 76D7 0083 F02D	3815 6108 5CC6 C1FF	00E2 C110 CCF3 E40D
13F8	38E8 A110 7C04 02BC	38E1 3711 C073 C2BC	3CFB 4710 9FD6 E40C	3CFA 3510 DFE0 240C
13FC	2DB2 C51D DF80 680A	38E1 301C DCF3 E001	3905 7510 C1F0 240C	38E5 7110 CCF3 E40C
1400	74E0 0B04 E0F3 DB0B	74E0 0B04 C0F3 D05B	38E5 7104 C19A D19A	74E0 0B04 C128 9E33
1404	74E0 0B04 C148 9803	74E0 0B04 8168 9403	74E0 0B04 8168 9403	74E0 0B04 8168 945A
1408	74E0 0B04 8168 960E	74E0 0B04 8168 960E	74E0 0B04 8168 960E	74E0 0B04 8168 9C02
141C	70E8 3578 C3E3 7FE7	38A0 F0A5 D0F3 E0F9	28E9 B727 0DF2 E821	38EE F545 C083 E42D
1410	70E2 891C 00F1 7D6E	38E4 6110 BCF8 240C	38E0 3110 CD08 67ED	3827 7110 CD1E A40D
1414	38E5 7110 CDAA 640C	60E7 F009 CCF4 3FC6	04E5 7105 CC83 E420	4109 8465 0953 C258
1418	0028 3425 D533 E54F	555F F0D2 CCF3 F99D	3926 7112 CCF3 E93D	08E5 7104 CC73 D15B
141C	38E5 41F9 3CF3 809E	00E5 6110 8C73 E5C0	40E2 7104 8C53 D17B	3C27 71C7 CAF8 2487
1420	28EC 2109 8073 8002	28DC 21E0 AC72 FE9C	30E5 7103 4072 EE9D	00F1 3100 ED0A 65C5
1424	38C5 7110 CD04 65D6	1C9A DD10 0043 E553	44EF F979 0674 7F8D	28A0 0824 0463 D107
1428	3841 3168 4CF1 1FFE	1860 0824 50F1 D107	28A0 08A5 12F1 E653	28A0 08A4 12F1 D0CB
142C	28A0 08A4 0EF1 D0CF	28A5 70A5 CCF1 E653	2840 097A 14F1 2001	28A0 08A4 20F1 D107
1430	38A0 08C5 08F1 E653	10A5 7104 CEF1 911B	3841 310A CCF1 2001	3870 0911 0883 E40C
1434	38E5 7194 CCF1 D0E7	38F F500 D421 E5D7	38C0 0900 20F1 E5C4	38E5 F913 A0F2 FE91
1438	44A9 94D5 D941 DD17	10E5 6110 CCF3 E40C	28A5 611C 80F3 855D	28B5 611C 8043 E40C
143C	1E05 7226 84D8 2537	8097 F1F0 DD03 E552	14E4 7104 CCF3 D0D6	10E3 7110 CCF1 25ED
1440	3862 5104 7C53 90D7	3870 0904 0863 D0E7	38FE F5C0 D461 E5D6	10C5 7100 CCF1 E5C4
1444	38E5 7113 CCF2 FE9C	10D5 70C5 CCF3 DE52	28A5 611C 80F3 E850	28B5 611C 8043 EC01
1448	8207 F026 DD08 2537	389F F9F0 C093 E552	14E4 7104 CCF3 D10A	10E3 7110 CCF1 25ED
144C	38E2 5104 7C53 910B	1095 70B8 CCF3 D142	28A5 611C 80F3 E850	38E5 F913 A0F2 FE91
1450	3859 0880 C953 871C	38E5 F100 8CF3 E40C	3841 3110 CCF3 66DC	74E0 0B10 80F3 E4DC
1454	38A5 7020 CCF3 E57C	38E5 7510 C073 E40D	0C3E 7110 C273 E55C	5C77 31F0 CCF4 2553
1458	548F 6111 ACF4 255D	28E7 9110 CCF3 E40D	0001 F110 C2F4 2402	5575 611D 8CD3 EC0F
145C	4A5 631E 9CF3 EC05	38E5 7000 CCF3 E40C	1865 7110 C273 E55D	5C75 71F0 CCF2 E553
1460	548F 6111 ACF2 E55C	28E7 9110 CCF3 E40D	18E1 F110 C2F2 F0C2	5575 611D 8C93 EC0E
1464	4AA5 C11F 9CF3 EC05	38E5 7000 CCF3 E40C	050B 3465 D913 C65E	555F F0D2 CCF3 F99D
1468	04E5 7110 CCF3 E93C	38A5 4110 CCF0 8309	22C5 1104 CCF4 158A	3800 7110 CCF1 A40C
146C	0415 7104 CC73 5178	38D5 7111 CC38 261C	38EC E919 0138 E060	3480 7110 CCF1 240D
1470	38F5 708D CCF3 C989	08CA F110 CCF3 E5A8	2CE0 0809 6043 8009	3800 0880 0263 E59C

## ADDRESS

1474:	38FF	F900	E0D1	E40B	38C4	7100	8CF1	E40D	04E8	F509	D7A3	8004	1875	7110	DCF1	E45E
1478:	189C	3512	F7C3	E93D	1C90	0B12	1EF3	E80D	3875	711C	COF3	DC01	28B5	611C	8091	EC01
147C:	8039	A51D	9960	F853	111E	F026	4E44	660F	2893	7180	CF11	65AC	3A35	7110	CF1	258D
1480:	14E7	9194	ACF3	D1EA	3E08	7111	CC78	281C	38E5	7509	D7A3	8008	4070	7178	8CF1	E000
1484:	38E1	0179	4CF3	E000	7470	0A27	80F3	EE37	2878	B56B	D8D1	6001	10E3	2913	0043	E79C
1488:	7450	0A24	40F3	D22E	8CA1	10C4	0C43	D236	28E2	0919	0043	E201	3448	84D2	D8D3	CC0C
148C:	1046	8919	0041	3601	38E5	71A4	CCF4	523F	10F5	7110	C644	640A	3835	70C0	CCF3	E40D
1490:	44E3	5110	0EF3	E79D	74E0	0B10	20F3	E4CD	38A5	7020	CCF3	E57C	38E5	7510	C073	E4DD
1494:	38E8	7104	CCF3	D868	38E6	3104	CCF3	DB67	38E5	7100	CCF3	E59C	60E4	0B10	00F3	E58D
1498:	28E8	3510	D9A3	E57D	38E5	7585	C6G3	E5B8	80E1	0D05	00B3	E847	98E5	7110	CCF3	E65D
149C:	A0E5	7110	CCF4	680D	9CA5	7104	CCD2	D3EA	2CE5	7110	CCD4	680D	A4E5	7110	CCF8	3C0D
14A0:	34A5	7104	CD02	D3EB	28E5	7109	CCD3	803C	3515	7104	CC62	D3DF	80B5	6310	94D7	640C
14A4:	2C65	7310	5592	E40D	3A05	70D4	4D84	53EB	28E5	7109	CCD3	803C	3515	7104	CC62	D3DF
14A8:	28B5	7110	CD69	A40D	2CE5	7109	CD73	801D	18E5	7104	CCD2	D3DE	98B5	7110	CCF9	266D
14AC:	A0A5	6310	D499	640D	B4A5	73D0	5159	E40C	30E7	F200	F6F3	E40C	39D5	7104	CCFA	177F
14B0:	94E5	7110	CCF3	E40C	9CA5	7110	CCF4	640C	98A5	7104	CCD2	D3EB	2CA5	7110	CCD4	640C
14B4:	A0E5	7110	CCF1	BC0D	34A5	7104	CD72	D3EA	2CA5	7110	CCD4	640C	A4E5	7110	CCF3	E40C
14B8:	34A5	7104	CD82	D3EA	28E5	7109	CCD3	803C	3515	7104	CD92	D3DE	18B5	6310	9567	25CD
14BC:	38E5	7104	4C53	D26E	3A55	7110	CCF8	E40D	28E5	7110	CD43	E40D	38D5	71E5	CCF9	675B
14C0:	95C5	6310	D161	A5DC	3265	7110	CD39	240C	2CA5	7110	CD58	A40C	15D5	7110	CD89	A40D
14C4:	2CA5	7110	CD79	E40D	1885	7104	CD9A	177F	90E5	7110	CCF3	E40D	98A5	7110	CCF4	85ED
14C8:	84A5	7104	CD22	D3EB	2CE5	7110	CCD4	680D	9CE5	7110	CCF3	FC0D	2CA5	7110	CD52	E40D
14CC:	34E5	7104	CD63	D3EB	2CA5	7110	CCD4	640C	A0E5	7110	CCF3	E40D	34A5	7104	CD72	D3EA
14D0:	2CA5	7110	CCD4	640C	A4E5	7110	CCF3	E40C	34A5	7104	CD82	D3EA	28E5	7109	CCD3	803C
14D4:	3515	7104	CD92	D3DE	28B5	7105	CC74	26C2	A3F5	7109	CCF3	8101	9A65	6310	9488	A44D
14D8:	2CA5	7310	5488	644D	39D5	7110	4C89	244C	2CA5	7110	CC88	E44C	15C5	7110	CC89	A44C
14DC:	2CE5	7110	CC89	684D	1D05	7110	CC8A	244C	2CA5	7110	CC89	E40C	3805	7035	CCF3	E7CB
14E0:	38E5	7104	CCF3	D77E	90A5	7104	CCD2	D3EA	2CA5	7110	CCD4	640C	98E5	7110	CCF3	FC0C
14E4:	2CA5	7110	CD42	E40C	34E5	7104	CD53	D3EB	2CA5	7110	CCD4	640C	9CE5	7110	CCF3	E40D
14E8:	34A5	7104	CD82	D3EB	2CA5	7110	CCD4	640C	A0E5	7110	CCFF	E40D	34A5	7104	CD72	D3EA
14EC:	2CA5	7110	CCD4	640C	A4E5	7110	CCF3	E40C	34A5	7104	CD82	D3EA	28E5	7109	CCD3	803C
14F0:	3515	7104	CD92	D3DE	38B5	80D5	8DAB	E71A	AAF5	7110	CD81	A40C	38A0	0910	0A79	E40C
14F4:	2065	7110	CCFA	245D	38A7	9185	FC72	27D3	18E5	7104	CD93	D77E	38E5	711E	CCF3	E408
14F8:	28E5	628C	A4F3	EC55	38E5	6000	8CF3	EC0D	3916	71FF	CC93	E406	BEE5	628C	BCF3	EC55
14FC:	38E5	600C	82F4	6C00	38E5	7110	CCF3	E40C	38E5	7110	CCF3	E40C				

## ADDRESS

1500:	38A5	74C5	C089	64F9	38E0	0904	3E99	DDD3	34E5	6304	48CA	IDDE	3865	51A4	CD8A	DE22
1504:	38E5	6104	4DFA	5E3A	7408	F510	D111	A7CC	B4E5	7104	CCFA	9E63	AC65	7104	CGDF	5E82
1508:	BC05	7089	CC73	C005	B4A5	7110	CCF1	E15D	38A5	708D	CCF3	E1CB	3875	7110	CDE1	E15F
150C:	38E5	7104	FC03	DA03	38EA	951C	D27B	ID4F	389B	3E55	D783	999B	38E5	7510	D443	E40C
1510:	22D5	1106	CC73	851B	60E6	7804	FEB3	DF43	6C85	5E55	CC91	D5C8	1CA9	06A7	B82	811B
1514:	1805	411D	ADF3	DBDF	28E5	6105	EC33	E41B	38A5	74C5	C089	84F9	38E0	0904	3E99	DDD3
1518:	34E5	6304	48CA	IDDE	1C65	71A4	CD8A	DE23	38E5	6104	4DFA	5E3A	B405	7104	CCF1	E9E3
151C:	ACE5	7110	CCD3	DE82	BCD5	7089	CC73	FFFC	B4A5	7110	CCF1	E15D	38E0	08B0	04F3	E80C
1520:	3875	7104	CDE1	E95C	3980	0908	0A63	8110	38EA	951C	D27B	ID4E	3800	19E5	12F4	252B
1524:	3985	71F7	CCF3	A973	38E5	7105	CCF3	E40C	3985	750B	D353	8110	3806	51A5	C3F4	24AA
1528:	38E5	D783	E4B3	38E5	7105	CCF3	E4B3	38E5	74B5	D783	E59A	999B	1CEB	1710	B263	E40D
153C:	0C6E	7109	CC73	8113	39D0	1911	129A	A4D0	38E8	1575	CC91	D5C8	38E7	3509	D861	9FFE
1530:	2095	7185	CC83	ACBE	38D5	7105	CCF3	A4B7	74E0	0B09	1EF3	C019	2CEB	2709	B813	C00B
1534:	2DB8	370B	EB13	8112	3AB6	7104	CCF4	5EDA	38E5	7104	CCF3	DF62	3BD6	D1A5	C3F4	24EB
1538:	3AC5	7485	D5C3	E4F2	38E5	7105	CCF3	E4F2	BE8C	F4B5	D623	E52A	1ADB	1710	F103	A40D
153C:	BE05	7110	C273	A5DC	28E8	3510	D443	E40D	39B5	7110	CCF1	A44C	207E	8025	CCF3	E513
1540:	B8E5	6310	85E3	E40D	38E7	9110	BC63	E45D	2095	7186	CC83	A50B	3AD6	D105	FC73	AAFA
1544:	74E0	0B09	1EF3	C019	2DB8	270B	B813	8113	B8E8	3110	CC73	E40D	3AB7	3104	CCF4	5EDA
1548:	38EF	7109	CCF3	C800	60E7	6304	C4B3	DF62	A4E5	7179	CC91	B000	9CE5	7179	CCD3	E001
154C:	227B	2310	C8F2	E40D	9657	302F	CCF3	E407	28B5	728C	F953	E457	2CA5	7108	CD64	401E
1550:	38E5	7110	8D73	FC0D	3905	60A9	CD83	FFE0	3645	7000	CD93	E40C	2E35	7110	CC92	E40D
1554:	8E05	7110	CCD3	D93C	8611	F02F	CCF3	E407	28B5	728C	F913	E456	2CE5	7110	CCD2	E40C
1558:	38E5	7110	8D33	FC0C	2D15	7080	CD43	E40D	34E5	6200	G553	E40C	60E0	8D04	00B3	DF3B
155C:	21B5	7111	C8D1	A65D	2085	7110	CAF3	E406	2CE5	6311	8483	E450	38A7	911D	BC62	2C0B
1560:	389B	3185	8CF3	A178	38E7	3105	CCF3	E606	BCE5	7110	C273	E65D	38EC	3509	D861	9FFE
1564:	21BB	1311	89E1	A5AD	3877	3106	CCF1	E507	A4E5	7110	CC93	E40C	9E75	7110	CCD2	E40C
1568:	9655	702F	CCF3	E407	28B5	728C	F853	E456	28A5	6310	D163	E54C	32DE	F310	9173	A40C
156C:	30E1	FB10	FF53	FC0D	3905	60A9	CD83	FFDF	3645	7000	CD93	E40C	2E35	7110	CC92	E40D
1570:	8CE5	7110	CCD3	E40D	8615	702F	CCF3	E407	28B5	728C	F813	E457	2ED5	7110	CCD2	A40C
1574:	38E5	7110	8D33	FC0C	2CE5	70C0	CD43	E40C	34E5	7000	CD53	E40D	38E5	7104	CCF3	DF3B
1578:	21B5	7111	CCD1	E65D	38E5	7110	CCF4	2446	38E5	7113	8AD1	DC5C	2105	711D	CCD2	2843
157C:	2CE5	70A5	CC83	DEE6	38E5	7105	CCF3	E606	BCE5	7110	C2F3	E65C	38AC	3511	D4A1	E40D
1580:	38E5	7509	D2D3	8113	38E0	08C0	0A63	E66D	38E5	7000	CCF3	E40C	38A5	74C5	C089	84F9
1584:	38E5	7104	CDE9	DDD2	1C65	71A4	CD8A	DE23	1C65	71A4	CD8A	DE23	0DE5	7104	CC6A	5E3A
1588:	B4E5	7104	CC9A	9E63	B2E5	7104	CC43	DE8E	AFF5	7104	CCDF	9E82	B7EB	1710	38E2	E79D
158C:	B208	F510	D5C3	A40C	B2DA	F579	D783	BFFE	77FA	F110	C2F3	FD4C	2CE7	F109	FCF3	8131
1590:	75E5	7109	CC73	E40D	38E5	B510	D421	BC4D	2085	7179	CCD3	BFEE	3880	0910	0443	E40C
1594:	28B7	D110	EC73	E40C	20E7	B91C	A483	EC4D	3895	6109	CC83	801C	38E7	B509	99C1	A01D
1598:	2095	7179	CCD3	8FE0	1087	D110	EC73	E40D	2081	831C	A483	EC4D	2C95	71B5	CC83	9663
159C:	3ADE	7179	CCF3	BFEE	38D7	30B5	CCF3	E6C6	22D5	7110	CDE3	E5FA	3AB5	7104	CCF4	5EDA
15A0:	38EF	3510	D773	E57D	38E5	7104	CCF3	DF62	2096	F179	CCD3	8FE1	38E7	D109	FC72	C01E
15A4:	2097	83A5	A883	AEA7	38E5	7110	CCF3	E40C	2095	7179	CCD3	BFEE	38E7	D110	FC73	E40C
15A8:	30E1	8385	A883	BE98	758A	F510	D811	E50C	3AD5	7185	CCF3	A67F	19B1	3104	FCF3	AC0C
15AC:	38E5	8110	CC93	D053	20E7	B91C	E583	E45D	38E5	7113	FC71	DD4C	20E1	B3B5	E883	AABB
15B0:	3AD5	7105	CCF3	A67E	39B5	71E1	CCD2	E40C	38B5	7184	FC73	DF63	3ADE	38F5	DB53	EAD7
15B4:	18E1	3104	FCF3	DF63	20F5	7313	84D2	FD3C	3898	A185	CCF3	9ED6	38E1	3104	CCF3	DF62
15B8:	38A5	74C5	C089	24F8	080F	F8D9	C673	FFF2	38E6	7104	CD33	DB67	3876	30AA	CD53	DB67
15BC:	7806	7024	CD63	D14E	3827	302A	CD93	D14F	38E5	7104	CCDF	5DDF	3860	B9AA	EBFA	DE22
15C0:	39E5	4109	CC76	DE3A	38E7	4109	3C93	8112	5582	410B	CC9F	C113	3522	611E	8CD3	E9D5
15C4:	5025	F110	CC73	D053	20E7	B91C	E583	E45D	38E5	7113	FC71	DD4C	20E1	B3B5	E883	AABB
15C8:	B405	7104	CCF1	9E63	3401	0312	0AF2	E44C	00EF	F879	F87B	8200	20E8	B510	CCD3	E44D
15CC:	38E5	7426	CD82	FF92	38EB	0713	ID43	E5FC	38B9	1425	DED4	DB87	9665	71A4	CC91	9836
15D0:	3875	5024	FCFF	D26E	38A7	E224	B6F3	D2C3	8CE5	71A4	CCF3	D31A	94A7	3104	CCF4	5387
15D4:	A4E7	7309	E0D3	801D	B5E7	F304	F6F6	D3DE	28BE	8110	CCF3	E40C	28B5	742F	DDA3	E407
15D8:	28B5	708C	C183	E450	2FF5	7105	CD93	A772	28B5	728C	F793	E453	2DB5	7108	CD83	8113
15DC:	3AB7	70D4	CD64	5EDB	38E5	3510	D8A3	E57C	38E5	7104	CCF3	D14E	3820	19A4	1474	152B
15E0:	A5B5	7108	CCF3	8113	28A5	71A5	CAFA	2773	28E5	6104	8063	D59A	19E5	5107	81A3	9F73





## ADDRESS

1600:	38A5 70C5 CD88 E4F9	5CE5 7109 CC47 5FFF	38E5 4104 42F8 5E02	1CE5 7104 CDB9 9E52
1604:	4007 8025 OCF3 E8FF	54E5 4184 8C69 DB56	380F FA4B ED73 C008	0067 F105 4CF4 2437
1608:	3860 0BA6 2534 2437	00BA B709 70D4 0004	2C00 084B 04F3 C039	38A5 7105 CD64 2436
160C:	38B5 7109 CD24 0005	60E5 7109 CD4C 005E	4125 531E 1CF3 D804	3845 7044 CCF3 DE22
1610:	AD05 7104 CC06 DE82	54A4 4180 8CF8 A40D	80E7 F305 F8F3 E45A	00AF F910 CB43 E55C
1614:	6005 71E4 C3E4 159A	00EF F8F4 DA7C D52B	A407 704B CCF3 C008	3A75 7105 CDD1 A873
1618:	3104 E848 2083 C012	2CE7 B105 ECF3 A077	3958 1308 D40F C008	3845 7445 DB33 E5D6
161C:	1865 731C F8F3 E40D	28B5 731C F8F3 E40C	28B5 731C F8F3 E40C	28BE B31C F893 E40D
1620:	2D55 7110 CC93 CB1C	54E4 4110 8CF3 E40C	34E6 F105 CCF3 E583	2EE3 80B0 8CF3 E40F
1624:	38A5 7512 DBD3 E6DC	6285 71A5 C3E4 2A4F	2E75 702F CCF3 E5D8	28B5 708C C184 6450
1628:	4285 702F CCF3 E408	28B5 728C F4F3 E45C	2910 0805 1E93 ECC2	A285 702F CCF3 E5D7
162C:	28B5 708C C2F4 6451	8E75 702F CCF3 E407	28B5 708C C293 E451	2D15 7110 CB83 E40D
1630:	34D5 3F93 8C83 E408	38E5 708C C2F4 E451	38E5 708C C2F4 E451	28B5 080C CCF3 D850
1634:	2CA5 7110 CDD4 840C	A0E5 7105 CC93 E583	38E5 511C 8CF3 E81C	44B5 711C CC49 E800
1638:	38B4 E905 2091 A5CB	A4E5 7105 CC93 E582	38B5 7110 8C91 A80D	88E7 F1C5 CCF3 E55A
163C:	3955 7111 CCF3 CB1D	44D5 711C CCF3 D801	28B5 731C E0F4 26D0	28E3 7105 CCF3 E6F7
1640:	9585 71E6 CC91 A512	90E5 7109 CC93 8111	38E5 7023 FCF1 984C	2095 7105 CC83 A90B
1644:	34E5 7510 DB04 840C	38B5 70C5 A19C 8E08	9805 7105 CC93 A582	38B5 7110 8CF3 E80D
1648:	44B5 711C CC44 2801	2CBB 2425 94C2 E533	38E0 1989 D0D2 E94B	3902 0905 0091 A5AB
164C:	2CD5 7110 CD19 240C	38E5 7110 8D34 300C	38E5 711C CC93 E982	38B0 8905 EA43 E986
1650:	38F5 7110 8CF3 CB1C	3A45 711C CCF8 2801	3915 511C 8CF3 E81C	3905 611C 8CF8 EC00
1654:	85F5 711C CD18 A9C3	38E5 7105 CC94 64D7	44D5 711C CCF3 D801	2A45 711C CCF1 AED1
1658:	3A35 711C CCF4 8800	8623 711C CC94 2801	2FF3 7110 CCF3 CB1D	44E3 7185 CCF3 E6F6
165C:	44B7 B11C EC63 E6D0	5554 4111 8CF3 CB1D	3501 B11C FC93 E8D1	2863 7510 DBD3 D80C
1660:	38A8 A178 8CF3 E000	3B38 211D C2FC E803	38E5 6110 82F3 E801	2CD5 6108 82F3 E801
1664:	2CB5 6110 82F3 E80D	38B5 6110 82F3 E40D	2CD5 6108 82F3 C1E1	2CB5 6110 82F3 E80D
1668:	38B5 6110 82F3 E40D	38E5 6108 82F3 C01F	38E5 711E CCF3 E408	28B5 528C 3AF3 D855
166C:	30C5 7000 CC84 640C	38E5 6178 CC91 8200	38E5 70EF CCD2 E407	28B5 528C 3AF3 D855
1670:	28B5 7000 CC84 640D	38E4 E910 2091 240C	38E5 70EF CCD2 E407	38E5 7023 FCF1 984C
1674:	28B5 7000 CC84 640D	8DB5 71E6 CC91 A5E7	88E5 7109 CC93 8111	90E5 7104 CC93 D982
1678:	2095 7105 CC93 A9DF	34E5 7104 CCF4 5983	2CD5 60C4 8C63 D8E4	38E8 7109 CCD3 803E
167C:	38B8 3110 8CF3 E80C	44B5 711C CC44 2801	2CEB 2308 84F2 C90A	38E5 7110 8CF8 FC0C
1680:	2984 3981 99AA	32E5 7110 CD34 E55F	44E5 710C CC93 E40C	38B5 7110 8CF3 E80D
1684:	94A5 7104 CC97 D883	2CE5 6104 8C63 D8C7	88E5 711C CC93 D883	38E2 0969 0092 E94B
1688:	44B5 711C CCF3 E801	2A35 711C CCF1 AC00	85F7 811C DD11 2801	80AC 3110 CC49 240D
168C:	3800 1904 D0D3 99AA	2CD5 7110 CD39 A40C	38EE 1910 8CF9 7C0C	3802 0904 0093 99AA
1690:	80E5 7110 DC47 880C	84E5 7169 CC62 E94B	38F0 1910 D0D3 CB1C	38B5 7110 8C53 E40D
1694:	35E5 7110 CCF1 840D	8E4B 711C CCF9 2800	14E5 7110 DC53 E80C	2CE5 6104 8C63 D8C7
1698:	44E5 711C CCF3 FC0D	44E5 711C CCF6 8000	8CE5 7104 CC93 D982	38B4 E904 2091 990A
169C:	A0E5 7104 CC93 D982	38B5 7110 8CF3 E80D	44B5 811C CC43 E801	18B5 7110 DC63 E40C
16A0:	A035 7104 CC94 1982	38B5 7110 8CF3 E80D	38E5 7110 CCF3 EC0D	1A55 711C CCF1 EC01
16A4:	126B 711C CCF1 2C01	18A5 7110 DC63 E40D	15B3 711C CC46 E801	1075 7110 CC93 8BDC
16A8:	4247 B11C CD04 6AD1	38E5 7190 DCF4 280D	40E3 71F5 CCF3 E6F6	39E5 7510 DB73 CB1C
16AC:	39B5 7110 CCF3 E40D	2CD3 7110 CCF3 E6DC	3503 7510 DBD3 E6DC	38E5 7310 CCF3 E40D
16B0:	4443 7110 CCF3 E6DD	1DB3 7110 CCF3 E6DD	38E5 7110 CC93 E40C	1CD7 B11C EC74 2400
16B4:	3AD5 7110 CCF3 A40C	38D5 7000 CCF4 240D	11B1 B11C FC4E E401	1AB1 B11C FC6A E401
16B8:	4111 B11C FC4A 6400	40A5 7110 CC94 240C	38E5 7110 CCF3 E79C	74E0 0B10 20F3 E4DC
16BC:	54E0 0800 0E3F E40D	3835 70C0 CCF3 E40D	38A5 74C5 C083 E4F8	38A6 4110 8C92 E40D
16C0:	28E8 3110 CCF3 E57D	38E3 B105 CCF3 E41C	28B1 3110 CC90 A40C	2CEB 2310 84F0 3D7C
16C4:	38E5 71E6 CCF3 E7C7	28B5 428C 7AF3 C055	3821 30CD CCF3 E802	3805 7025 CCF3 E41D
16C8:	60D0 8C20 0890 E40D	38E5 7105 8C13 E41C	3821 7110 CC93 E40D	2C61 B11C F081 A401
16CC:	38E1 2105 A873 E41D	A287 B11C C884 2401	2C05 70A9 CDS3 E4F3	3905 7000 CCF4 240C
16D0:	2E35 7110 CD73 400C	2E41 B11C FD43 E400	38A5 7025 CCF3 E763	38E5 7595 C8E3 E5B1
16D4:	8CE1 B000 FD33 E40C	60E4 0B10 00F3 E57D	38AF 3425 C6A3 E777	70E0 0F85 04F3 E588
16D8:	60E1 0D05 00B3 E6F6	60E4 0B10 00F3 E57D	3A15 70C8 CCF3 FFE1	38E5 7000 CCF4 E40C
16DC:	38A5 7425 CB83 E5AD	60E1 0D04 00B3 D14E	38E5 7110 CCF3 E40C	
16E0:	ABA5 7104 CC80 9F3A	38E5 7110 CCF3 E40C		

## ADDRESS

1700:	38A5 74C5 C089 64F9	38E5 7104 CCF9 DDD2	38E5 7104 CCFA 1DDE	38E5 51A4 CDBA DE22
1704:	61E5 7104 CDAD 9E3B	3AB5 7110 CCFD 240C	B5F5 7110 CCFD E40C	38A0 0904 40DD 5F72
1708:	1C75 7104 ACD1 1FBA	1047 D020 ECF3 55DD	08E0 08C0 06F3 C80D	28A9 3710 BCE3 D1C2
170C:	2CA5 7110 C291 640C	B1EE F110 C0D6 E40C	AEB5 7510 D813 E40D	38D5 5179 32FB FFFF
1710:	38C5 80AB 83E3 C010	38C5 7179 CCFB FFFC	ADC5 7104 C0D6 DE82	B047 F3C5 F664 2458
1714:	38E5 F1A4 CDF7 959B	38E5 70B4 CCF3 D5FA	B0E5 7109 C0D6 8198	98E5 7109 CCF3 8180
1718:	9EB5 7110 CCF2 2848	40C5 711D CCF2 2848	A4C7 711D CCF2 2848	B0C8 711D C0D2 2809
171C:	ACC5 7510 D614 240C	41C5 7104 C0D6 DE83	3BE5 71C5 CCF3 E4F7	B3F7 F311 F663 EF9C
1720:	3846 F1A4 CDF4 159A	38E5 70B4 CCF3 D5FA	3AF0 0911 2691 A40C	38EF F909 FCD3 8112
1724:	38E7 D110 BC62 240D	2095 73A9 C883 8024	30D5 7107 CC83 AC93	39C0 1905 38F1 E59A
1728:	39C0 1905 4EF1 E59A	39C0 1905 86F1 E59A	3AE5 7105 DC93 A51A	38A5 7104 CCF4 159B
172C:	38E5 7105 DC93 A51A	38A5 7104 CCF5 D87A	3AE5 7105 DC93 A51A	38A5 7104 CCF4 159B
1730:	3AE5 7105 DC93 A51A	8C55 7024 C053 D87A	9F55 711C CCF4 254F	A4E5 7110 CCF9 A80D
1734:	8455 7110 CC78 A40D	38E6 B510 D38A 240D	39B5 710B CCF3 8113	3875 7104 CCF8 1572
1738:	45B5 730B F5D3 8112	38A5 7110 CDE0 A40C	3847 7104 CCF4 5EDA	38EF 3510 DCE3 E40C
173C:	38E5 7104 CCF3 DF62	38E1 3110 CCF7 A40D	3875 7110 CCF7 E40D	38E5 7110 CCF6 E40C
1740:	38E5 7109 CCF3 8113	3850 091C 1064 640F	3895 7110 CCF8 240C	38E5 7110 CC82 245C
1744:	38E8 9513 9431 980C	3A05 75D5 D383 A698	BAF5 7111 C0D6 E65C	348F F825 FE94 2542
1748:	3880 1910 3874 255C	38F5 71E5 CCF4 855E	3900 1910 4E74 2553	3AF5 71E5 CCF4 855E
174C:	3900 1910 6874 2553	3AF5 71E5 CCF4 855E	3900 1910 7E74 2553	36F5 71E5 CCF4 855E
1750:	38A7 F109 BC03 8187	890E F510 D472 2453	90A5 7110 CCF8 666D	94A5 7110 CCF8 E40C
1754:	98A5 7110 CCF9 240D	AOA5 7110 CCF9 640D	08A5 5000 CCF9 E40C	34E6 7110 CDB3 9E5D
1758:	34EF F913 FC92 E451	20D5 7109 CC63 8110	2075 7110 CCF1 FC5D	2115 6310 94F4 7D4C
175C:	20A1 B31C 6483 D840	3875 61B5 CC83 A563	38E6 7110 CCF3 E66D	38E5 7110 CCF3 E40C
1760:	ACE7 7000 C893 E58C	2CA5 7110 CDBA E40D	09C5 7110 CC47 A40D	B5E5 5310 15C7 240C
1764:	39D5 7110 AC27 E40C	39F8 3110 8DD7 840D	38A0 0910 1693 A85C	1F77 F110 9C77 E45C
1768:	2095 7109 CC83 8016	20E5 7179 CCF2 FFE5	2867 A31C A483 D840	3895 81A6 CC83 BDC8
176C:	38E0 0913 169F 6450	2095 7110 CC63 A80C	23D5 7110 CCF1 DD4C	28E1 A31C A483 D840
1770:	3895 61B6 CC83 BDB3	38D5 7110 CCF3 AE6D	38E6 F110 CC83 E44D	38E5 7000 CC87 A59D
1774:	4109 8465 9D33 C34E	3805 7024 CD23 DF63	3828 3024 CD33 DF63	3975 4110 C2F1 240D
1778:	54E5 6110 8C63 CD5D	48E8 81F0 AC77 8953	18E9 9111 2CF7 A05C	18E5 5110 4C68 E5FD
177C:	38E5 7119 CD47 A40D	48E8 EC09 C00C	48E8 531E CCF3 D004	387F 0104 CCF3 8180
1780:	54E5 6110 8C73 C55D	48E8 61F0 AC77 D153	1CE9 9111 2CF7 2D5C	1CE5 5110 4C79 25FC
1784:	39C5 7110 CD57 2403	3875 7110 CD93 EC0C	4885 531E DCF3 D005	38E5 7000 CCF3 E40C
1788:	38E5 4110 4262 CE53	392F B510 D8D3 E40D	5559 A6D7 D8D3 FA36	38E5 70C0 CCF3 E66D
178C:	38E5 7000 CCF3 E40C	5555 5105 BDBA FE2E	38E7 C309 B697 DFFE	38E1 E989 01D7 5FFE
1790:	34EA C113 CCF7 E40C	84E5 70B0 CFD3 CC0D	39FF 7110 CD77 E407	38E8 3110 CCF9 A40D
1794:	84E5 70B0 CCF7 E40C	2CEA C113 AC77 840C	38E8 08B0 F0C3 C40D	39A8 3110 CCF7 8407
1798:	B0EA F0B0 CCF8 EA5D	38E5 7110 8274 8482	38E5 7111 8C74 800C	E1BA F035 CCF3 407C
179C:	38E5 5110 DC73 E40D	3915 7110 CDA6 E662	3915 5042 C2F3 DC0C	38E8 3110 CCF6 E80C
17A0:	B1C5 7110 CC93 E65D	2CE0 7109 8C73 8113	29D7 B105 ACF4 B99A	39E5 6110 CCD1 EE9C
17A4:	2DF7 A110 ACF4 285C	38E8 3509 D413 8133	39BF F90B E06B 4113	34E8 F113 CCF2 E40D
17A8:	38F5 511D 8A64 8805	1CB2 70C8 CCF3 C01E	3911 3110 DC84 640F	3CE5 5310 886F E80D
17AC:	3915 52CB BF63 C01A	38A5 7110 CCF7 E79D	38EE 3513 9821 DE1D	18E5 7310 E483 E85D
17B0:	1878 81E2 B0F3 C03D	30E8 7105 CCF2 8113	4095 5310 8823 BE8C	28A8 7310 E4F2 245C
17B4:	38B5 70C7 CCF2 2B3F	60E8 3110 CCF3 E40D	B9B6 7110 CD03 855C	45E2 7027 CCF1 AEF2
17B8:	38E5 70A5 CCF3 EEEB	389C 3510 DBC3 AC0D	20E5 7223 85E1 984D	38E5 6105 8CD3 E6EA
17BC:	21F5 7113 CC93 E59D	39F5 631D C891 E805	38D5 711D CCF3 ECF0	88E8 2310 C5E8 E40D
17C0:	39E7 3110 FCF2 E58C	B487 F245 F6F1 AB1E	36F3 531D C4FB DC42	38E5 7113 CCF1 993D
17C4:	20E5 7185 C073 E70B	391E F1A0 CCF3 FE1C	1C7F FB78 E071 E000	60E9 F109 C291 801B
17C8:	3AF0 08C0 188B DC02	2CEE B109 C0D1 8019	3CE6 71A0 C493 E66C	38E8 8110 8DF1 980E
17CC:	38D1 311D CCF3 DDB3	38E5 700D CCF3 EED2	38E7 3105 CCF3 7552	FE70 0F10 0A83 E40C
17D0:	38A5 70BC CCF3 C012	38A6 7110 CCF0 240D	38E7 7424 DD43 D856	38E7 7110 CCF3 E58D
17D4:	60EA 0B10 00F3 E57D	38AF 3425 C6A3 E75F	38E5 7595 C6E3 E5B1	60E1 0D10 00B3 E40C
17D8:	74E0 0B10 60F3 E57C	74A0 0A25 40F3 E41C	38A5 7020 CCF3 E4DD	38E5 7510 C073 E40D
17DC:	ACE2 7030 CCF1 C25C	38E7 C311 76F1 EC0D	39D5 71B0 CCF3 E40D	3C7E E309 C891 C004
17E0:	39C5 6110 ECF3 E40C	38AB 24C5 DE53	ACE2 7110 DDB3 ECF3 E40D	1CFE F979 F877 7FFF



## ADDRESS

1800:	38E9	7110	CCF3	E40C	397D	3525	C082	F02D	38E5	7179	CCF3	FFC8	2CE9	8510	1123	C083
1804:	2CB7	011C	42F3	C54E	54E2	61F5	8C73	E423	48A9	A082	ACF3	FC0C	38E5	7504	D073	C10F
1808:	3CEE	B109	CC93	C01F	3CB5	71AD	CE91	E804	38CE	351D	DOE1	E805	34E0	0D09	1E73	C01A
180C:	2CE8	9111	ECF3	E79C	38E1	3105	FCF3	E44A	34EF	FB09	E093	C01A	2CE8	9113	ECF3	E79D
1810:	38E1	30C0	DCF3	E80D	34D0	0D0A	1A71	C019	390E	B0B0	CCF3	E4CC	38E5	5110	CE73	E4CD
1814:	38EF	7510	C6E3	E7ED	38E3	5010	CCF3	E40C	38E5	7110	CCF3	E40C	38E5	7110	CCF3	E40C



# READER COMMENT SHEET

Computer Systems Division

HP 3000 Series 64/68/70 Computer Systems Microcode Manual

30140-90045 Oct 1986

We welcome your evaluation of this manual. Your comments and suggestions help us to improve our publications. Please explain your answers under Comments, below, and use additional pages if necessary.

Is this manual technically accurate?

Yes  No

Are the concepts and wording easy to understand?

Yes  No

Is the format of this manual convenient in size, arrangement, and readability?

Yes  No

Comments:

This form requires no postage stamp if mailed in the U.S. For locations outside the U.S., your local HP representative will ensure that your comments are forwarded.

FROM:

Date \_\_\_\_\_

Name \_\_\_\_\_

Company \_\_\_\_\_

Address \_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

FOLD

FOLD



NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES

**BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO. 718 CUPERTINO, CALIFORNIA

POSTAGE WILL BE PAID BY ADDRESSEE

Publications Manager  
Hewlett-Packard Company  
Computer Systems Division  
19447 Pruneridge Avenue  
Cupertino, California 95014

FOLD

FOLD